Skip to main content
edited body
Source Link
hcheung
  • 2k
  • 9
  • 16

The electronic circuit of an SPI work this way, when a slave device is not been selected (i.e. its CS pin is not asserted), its MISO line will be in trytri-state output, i.e. it is in a high impedance floating state, electrically disconnect, this allows multiple devices sharing the same MISO bus. For this reason, you can't tie all the slave devices with a single CS pin as all the MISO outputs from the devices will be activated.

If you don't care about the MISO data clocking in from the slave devices, you simple don't connect the MISO pin to the bus.

The electronic circuit of an SPI work this way, when a slave device is not been selected (i.e. its CS pin is not asserted), its MISO line will be in try-state output, i.e. it is in a high impedance floating state, electrically disconnect, this allows multiple devices sharing the same MISO bus. For this reason, you can't tie all the slave devices with a single CS pin as all the MISO outputs from the devices will be activated.

If you don't care about the MISO data clocking in from the slave devices, you simple don't connect the MISO pin to the bus.

The electronic circuit of an SPI work this way, when a slave device is not been selected (i.e. its CS pin is not asserted), its MISO line will be in tri-state output, i.e. it is in a high impedance floating state, electrically disconnect, this allows multiple devices sharing the same MISO bus. For this reason, you can't tie all the slave devices with a single CS pin as all the MISO outputs from the devices will be activated.

If you don't care about the MISO data clocking in from the slave devices, you simple don't connect the MISO pin to the bus.

deleted 5 characters in body
Source Link
hcheung
  • 2k
  • 9
  • 16

The electronic circuit of an SPI work this way, when a slave device is not been selected (i.e. its CS pin is not asserted), its MISO line will be in try-state modeoutput, i.e. it is in a high impedance floating state, neither a logical high nor lowelectrically disconnect, this allows multiple slavesdevices sharing the same MISO bus. For this reason, you can't tie all the slave devices with a single CS pin as all the MISO outputs from the devices will be activated.

If you don't care about the MISO data clocking in from the slave devices, you simple don't connect the MISO pin to the bus.

The electronic circuit of an SPI work this way, when a slave device is not been selected (i.e. its CS pin is not asserted), its MISO line will be in try-state mode, i.e. it is in a high impedance floating state, neither a logical high nor low, this allows multiple slaves sharing the same MISO bus. For this reason, you can't tie all the slave devices with a single CS pin.

If you don't care about the MISO data clocking in from the slave devices, you simple don't connect the MISO pin to the bus.

The electronic circuit of an SPI work this way, when a slave device is not been selected (i.e. its CS pin is not asserted), its MISO line will be in try-state output, i.e. it is in a high impedance floating state, electrically disconnect, this allows multiple devices sharing the same MISO bus. For this reason, you can't tie all the slave devices with a single CS pin as all the MISO outputs from the devices will be activated.

If you don't care about the MISO data clocking in from the slave devices, you simple don't connect the MISO pin to the bus.

Source Link
hcheung
  • 2k
  • 9
  • 16

The electronic circuit of an SPI work this way, when a slave device is not been selected (i.e. its CS pin is not asserted), its MISO line will be in try-state mode, i.e. it is in a high impedance floating state, neither a logical high nor low, this allows multiple slaves sharing the same MISO bus. For this reason, you can't tie all the slave devices with a single CS pin.

If you don't care about the MISO data clocking in from the slave devices, you simple don't connect the MISO pin to the bus.