Skip to content

Tags: amaranth-lang/amaranth

Tags

v0.5.8

Toggle v0.5.8's commit message
docs: update changelog. 

v0.5.7

Toggle v0.5.7's commit message
docs: update changelog. 

v0.5.6

Toggle v0.5.6's commit message
tests: skip tests using sby on pypy-3.11 They need a fix in sby to work: YosysHQ/sby#323

v0.5.5

Toggle v0.5.5's commit message
docs/changes: update for v0.5.5. 

v0.5.4

Toggle v0.5.4's commit message
docs/changes: update for next release. 

v0.5.3

Toggle v0.5.3's commit message
rpc: add support for `wiring.Component`. Do not infer the ports from the publicly accessible wires, but instead delegate finding the ports to the `rtlil.convert` function.

v0.5.2

Toggle v0.5.2's commit message
vendor._gowin: fix clock name quotes for Gowin IDE Gowin IDE seems unhappy with quotes in clock signal names. For instance, with the following SDC: create_clock -name "clk50_0__io" -period 20.0 [get_ports {clk50_0__io}] Gowin IDE will complain with the following error message: ERROR (TA2000) : "top.sdc":2 | 'syntax error' near token '-period' Changing quotes with curly braces fixes the issue.

v0.5.1

Toggle v0.5.1's commit message
vendor._gowin: Fix sdc syntax. 

v0.6.0.dev0

Toggle v0.6.0.dev0's commit message
examples: convert to `wiring.Component`. 

v0.5.0

Toggle v0.5.0's commit message
Release version 0.5.