Timeline for Understanding output of lscpu
Current License: CC BY-SA 4.0
7 events
| when toggle format | what | by | license | comment | |
|---|---|---|---|---|---|
| Jan 26, 2024 at 13:13 | comment | added | Stephen Kitt | @wjrforcyber “Thread(s) per core” × “Core(s) per socket” × “Socket(s)” describes the available hardware, and matches the “CPU(s)” line. | |
| Jan 26, 2024 at 2:26 | comment | added | wjrforcyber | Very helpful answer, but sometimes there are "On-line CPU(s) list" and "Off-line CPU(s) list", I assume “Thread(s) per core” × “Core(s) per socket” × “Socket(s)”. equals to the number of On-line CPU(s) list, not CPU(s) line? | |
| Sep 13, 2018 at 15:45 | comment | added | Stephen Kitt | That image shows the NUMA architecture of a Bulldozer CPU; your Xeon CPU has a different architecture. NUMA layouts depend on the memory controllers, not the sockets (directly); you can have one memory controller per socket (as on current Xeon), multiple memory controllers per socket, or even external memory controller(s) instead. | |
| Sep 13, 2018 at 15:41 | comment | added | cph_sto | Stefan, in this en.wikipedia.org/wiki/Non-uniform_memory_access#/media/… (courtesy Wikipedia link you referred in your post) - Are there 2 NUMA nodes on each socket? As I understood, in this configuration, RAM is 32 GB and each Socket has 2 NUMA nodes, with each node being shared by 1 CPU Packages consisting of 8 processors, logical or otherwise. Am I correct? In my system, as you also mentioned, there is one NUMA node per socket (NUMA node0 CPU(s): 0-13,28-41). So, I suppose this pic is not an abstraction of the architecture of my system.?? | |
| Sep 13, 2018 at 14:59 | vote | accept | cph_sto | ||
| Sep 13, 2018 at 14:52 | vote | accept | cph_sto | ||
| Sep 13, 2018 at 14:59 | |||||
| Sep 13, 2018 at 12:42 | history | answered | Stephen Kitt | CC BY-SA 4.0 |