Timeline for How to determine the phase margin when the Bode plot never crosses 0 dB?
Current License: CC BY-SA 4.0
4 events
| when toggle format | what | by | license | comment | |
|---|---|---|---|---|---|
| Jan 20, 2023 at 22:43 | comment | added | Designalog | But that's the problem, there are no "values to try". Simply connect the amplifier as I indicated, check that the input and output voltages are the same (and hopefully, close to Vdd/2) and then show the open loop response. | |
| Jan 20, 2023 at 22:39 | comment | added | pained_coder | Thank you genuinely for the insights, I really appreciate | |
| Jan 20, 2023 at 22:38 | comment | added | pained_coder | Hi! I followed your advices, tried some different DC values, but I still get weird bode plots. Seems like the only optimal DC input value for this circuit is 0.55 V. Which is weird for a textbook problem to be this dependent on dc input level. | |
| Jan 10, 2023 at 21:59 | history | answered | Designalog | CC BY-SA 4.0 |