Return to Revisions

Figure 1 and figure 2 have the same problem, it's just that in Figure 1 the problem is sidestepped.

You perhaps imagine things look as on the left below, but they actually look more like on the right below:

^{simulate this circuit – Schematic created using CircuitLab}

Then, when a single-ended connection is used:

^{simulate this circuit}