[RISCV] Add missing vector floating point scheduling model tests for SiFive7 (#162386)

This is helpful on validating the non-throttled vector FP64 performance, compared to the throttled model of sifive-x390.

Author: mshockwave