There was an error while loading. Please reload this page.
1 parent f6fc19a commit 8c9ec5dCopy full SHA for 8c9ec5d
llvm/lib/Target/RISCV/RISCVTargetTransformInfo.cpp
@@ -86,8 +86,6 @@ RISCVTTIImpl::getRISCVInstructionCost(ArrayRef<unsigned> OpCodes, MVT VT,
86
}
87
case RISCV::VMV_X_S:
88
case RISCV::VFMV_F_S:
89
- Cost += 1;
90
- break;
91
case RISCV::VMV_S_X:
92
case RISCV::VFMV_S_F:
93
Cost += 1;
0 commit comments