Search results

Revert "[RegAlloc] Relax the split constrain on MBB prolog"

backend:AMDGPU

backend:X86

llvm:codegen

llvm:regalloc

Status: Merged (completed).

llvm/llvm-projectnumber 169990

#169990 In llvm/llvm-project;

· by ronlieb was closed on Nov 29, 2025

Revert "[ShrinkWrap] Modify shrink wrapping to accommodate functions terminated by no-return blocks"

backend:AArch64

llvm:codegen

Status: Merged (completed).

llvm/llvm-projectnumber 169852

#169852 In llvm/llvm-project;

· by asb was closed on Nov 27, 2025

Reland "[RegAlloc] Fix the terminal rule check for interfere with DstReg (#168661)"

backend:AArch64

backend:AMDGPU

backend:Hexagon

backend:NVPTX

backend:PowerPC

backend:RISC-V

backend:WebAssembly

backend:X86

llvm:codegen

llvm:globalisel

llvm:regalloc

Status: Merged (completed).

llvm/llvm-projectnumber 169219

#169219 In llvm/llvm-project;

· by hstk30-hw was closed on Nov 24, 2025

[llvm] Use llvm::equal (NFC)

llvm:codegen

Status: Merged (completed).

llvm/llvm-projectnumber 169173

#169173 In llvm/llvm-project;

· by kazutakahirata was closed on Nov 22, 2025

[CFIInserter] Turn a reachable llvm_unreachable into a report_fatal_error.

backend:RISC-V

backend:X86

llvm:codegen

Status: Merged (completed).

llvm/llvm-projectnumber 168777

#168777 In llvm/llvm-project;

· by topperc was closed on Nov 20, 2025

Test PR labeller

github:workflow

llvm:codegen

llvm:regalloc

Status: Closed (abandoned).

llvm/llvm-projectnumber 168663

#168663 In llvm/llvm-project;

· by boomanaiden154 was closed on Nov 19, 2025

[RegAlloc] Fix the terminal rule check for interfere with DstReg

backend:AArch64

backend:AMDGPU

backend:Hexagon

backend:NVPTX

backend:PowerPC

backend:RISC-V

backend:WebAssembly

backend:X86

llvm:codegen

llvm:globalisel

llvm:regalloc

Status: Merged (completed).

llvm/llvm-projectnumber 168661

#168661 In llvm/llvm-project;

· by hstk30-hw was closed on Nov 23, 2025

CodeGen: Move libcall lowering configuration to subtarget

backend:AArch64

backend:AMDGPU

backend:ARM

backend:DirectX

backend:Hexagon

backend:Lanai

backend:loongarch

backend:MIPS

backend:MSP430

backend:NVPTX

backend:PowerPC

backend:RISC-V

backend:Sparc

backend:SPIR-V

backend:SystemZ

backend:WebAssembly

backend:X86

backend:Xtensa

llvm:codegen

llvm:SelectionDAGSelectionDAGISel as wellSelectionDAGISel as well

Status: Merged (completed).

llvm/llvm-projectnumber 168621

#168621 In llvm/llvm-project;

· by arsenm was closed on Nov 25, 2025

CodeGen: Add subtarget to TargetLoweringBase constructor

backend:AArch64

backend:AMDGPU

backend:ARM

backend:DirectX

backend:Hexagon

backend:Lanai

backend:loongarch

backend:MIPS

backend:MSP430

backend:NVPTX

backend:PowerPC

backend:RISC-V

backend:Sparc

backend:SPIR-V

backend:SystemZ

backend:WebAssembly

backend:X86

backend:Xtensa

llvm:codegen

llvm:SelectionDAGSelectionDAGISel as wellSelectionDAGISel as well

Status: Merged (completed).

llvm/llvm-projectnumber 168620

#168620 In llvm/llvm-project;

· by arsenm was closed on Nov 19, 2025

Introduce DwarfUnit::addBlock helper method

debuginfo

llvm:codegen

Status: Merged (completed).

llvm/llvm-projectnumber 168446

#168446 In llvm/llvm-project;

· by tromey was closed on Nov 18, 2025

Reland "RegisterCoalescer: Add implicit-def of super register when coalescing SUBREG_TO_REG"

backend:AArch64

backend:loongarch

backend:PowerPC

backend:X86

llvm:codegen

llvm:globalisel

llvm:regalloc

Status: Merged (completed).

llvm/llvm-projectnumber 168353

#168353 In llvm/llvm-project;

· by sdesmalen-arm was closed on Nov 24, 2025

[CodeGen] Remove a redundant declaration (NFC)

llvm:codegen

Status: Merged (completed).

llvm/llvm-projectnumber 168285

#168285 In llvm/llvm-project;

· by kazutakahirata was closed on Nov 16, 2025