Search results

CodeGen: Add LibcallLoweringInfo analysis pass

backend:AArch64

backend:AMDGPU

backend:loongarch

backend:PowerPC

backend:RISC-V

backend:SPIR-V

backend:X86

clangClang issues not falling into any other categoryClang issues not falling into any other category

clang:codegenIR generation bugs: mangling, exceptions, etc.IR generation bugs: mangling, exceptions, etc.

llvm:analysisIncludes value tracking, cost tables and constant foldingIncludes value tracking, cost tables and constant folding

llvm:codegen

llvm:transforms

Status: Open (in progress).

llvm/llvm-projectnumber 168622

#168622 In llvm/llvm-project;

· arsenm opened on Nov 18, 2025

CodeGen: Move libcall lowering configuration to subtarget

backend:AArch64

backend:AMDGPU

backend:ARM

backend:DirectX

backend:Hexagon

backend:Lanai

backend:loongarch

backend:MIPS

backend:MSP430

backend:NVPTX

backend:PowerPC

backend:RISC-V

backend:Sparc

backend:SPIR-V

backend:SystemZ

backend:WebAssembly

backend:X86

backend:Xtensa

llvm:codegen

llvm:SelectionDAGSelectionDAGISel as wellSelectionDAGISel as well

Status: Merged (completed).

llvm/llvm-projectnumber 168621

#168621 In llvm/llvm-project;

· by arsenm was closed on Nov 25, 2025

CodeGen: Add subtarget to TargetLoweringBase constructor

backend:AArch64

backend:AMDGPU

backend:ARM

backend:DirectX

backend:Hexagon

backend:Lanai

backend:loongarch

backend:MIPS

backend:MSP430

backend:NVPTX

backend:PowerPC

backend:RISC-V

backend:Sparc

backend:SPIR-V

backend:SystemZ

backend:WebAssembly

backend:X86

backend:Xtensa

llvm:codegen

llvm:SelectionDAGSelectionDAGISel as wellSelectionDAGISel as well

Status: Merged (completed).

llvm/llvm-projectnumber 168620

#168620 In llvm/llvm-project;

· by arsenm was closed on Nov 19, 2025

DAG: Use poison for some vector result widening

backend:AArch64

backend:PowerPC

backend:X86

llvm:SelectionDAGSelectionDAGISel as wellSelectionDAGISel as well

Status: Merged (completed).

llvm/llvm-projectnumber 168290

#168290 In llvm/llvm-project;

· by arsenm was closed on Nov 19, 2025

PPC: Mark xfailed sincospi test as unsupported with EXPENSIVE_CHECKS

backend:PowerPC

Status: Merged (completed).

llvm/llvm-projectnumber 167639

#167639 In llvm/llvm-project;

· by arsenm was closed on Nov 12, 2025

PPC: Disable type checking in xfailed sincospi test

backend:PowerPC

Status: Merged (completed).

llvm/llvm-projectnumber 167563

#167563 In llvm/llvm-project;

· by arsenm was closed on Nov 11, 2025

RuntimeLibcalls: Remove incorrect sincospi from most targets

backend:AArch64

backend:ARM

backend:PowerPC

backend:X86

llvm:ir

llvm:SelectionDAGSelectionDAGISel as wellSelectionDAGISel as well

Status: Merged (completed).

llvm/llvm-projectnumber 166982

#166982 In llvm/llvm-project;

· by arsenm was closed on Nov 10, 2025

CodeGen: Remove target hook for terminal rule

backend:AArch64

backend:AMDGPU

backend:ARM

backend:Hexagon

backend:NVPTX

backend:PowerPC

backend:RISC-V

backend:SystemZ

backend:WebAssembly

backend:X86

llvm:codegen

llvm:regalloc

Status: Merged (completed).

llvm/llvm-projectnumber 165962

#165962 In llvm/llvm-project;

· by arsenm was closed on Nov 12, 2025

CodeGen: Remove TRI argument from getRegClass

backend:AArch64

backend:AMDGPU

backend:ARC

backend:ARM

backend:CSKY

backend:DirectX

backend:Hexagon

backend:Lanai

backend:loongarch

backend:MIPS

backend:MSP430

backend:NVPTX

backend:PowerPC

backend:RISC-V

backend:Sparc

backend:SPIR-V

backend:SystemZ

backend:WebAssembly

backend:X86

backend:Xtensa

Status: Merged (completed).

llvm/llvm-projectnumber 158225

#158225 In llvm/llvm-project;

· by arsenm was closed on Nov 10, 2025

CodeGen: Keep reference to TargetRegisterInfo in TargetInstrInfo

backend:AArch64

backend:AMDGPU

backend:ARC

backend:ARM

backend:CSKY

backend:DirectX

backend:Hexagon

backend:Lanai

backend:loongarch

backend:MIPS

backend:MSP430

backend:NVPTX

backend:PowerPC

backend:RISC-V

backend:Sparc

backend:SPIR-V

backend:SystemZ

backend:WebAssembly

backend:X86

backend:Xtensa

Status: Merged (completed).

llvm/llvm-projectnumber 158224

#158224 In llvm/llvm-project;

· by arsenm was closed on Nov 10, 2025

CodeGen: Remove MachineFunction argument from getRegClass

backend:AArch64

backend:AMDGPU

backend:ARM

backend:Hexagon

backend:loongarch

backend:MIPS

backend:MSP430

backend:PowerPC

backend:RISC-V

backend:Sparc

backend:SystemZ

backend:WebAssembly

backend:X86

llvm:codegen

llvm:globalisel

llvm:regalloc

llvm:SelectionDAGSelectionDAGISel as wellSelectionDAGISel as well

Status: Merged (completed).

llvm/llvm-projectnumber 158188

#158188 In llvm/llvm-project;

· by arsenm was closed on Sep 12, 2025

CodeGen: Remove MachineFunction argument from getPointerRegClass

backend:AArch64

backend:AMDGPU

backend:ARM

backend:Hexagon

backend:loongarch

backend:MIPS

backend:MSP430

backend:PowerPC

backend:RISC-V

backend:Sparc

backend:SystemZ

backend:WebAssembly

backend:X86

llvm:codegen

llvm:globalisel

Status: Merged (completed).

llvm/llvm-projectnumber 158185

#158185 In llvm/llvm-project;

· by arsenm was closed on Sep 12, 2025