Search results

CodeGen: Move libcall lowering configuration to subtarget

backend:AArch64

backend:AMDGPU

backend:ARM

backend:DirectX

backend:Hexagon

backend:Lanai

backend:loongarch

backend:MIPS

backend:MSP430

backend:NVPTX

backend:PowerPC

backend:RISC-V

backend:Sparc

backend:SPIR-V

backend:SystemZ

backend:WebAssembly

backend:X86

backend:Xtensa

llvm:codegen

llvm:SelectionDAGSelectionDAGISel as wellSelectionDAGISel as well

Status: Merged (completed).

llvm/llvm-projectnumber 168621

#168621 In llvm/llvm-project;

· by arsenm was closed on Nov 25, 2025

CodeGen: Add subtarget to TargetLoweringBase constructor

backend:AArch64

backend:AMDGPU

backend:ARM

backend:DirectX

backend:Hexagon

backend:Lanai

backend:loongarch

backend:MIPS

backend:MSP430

backend:NVPTX

backend:PowerPC

backend:RISC-V

backend:Sparc

backend:SPIR-V

backend:SystemZ

backend:WebAssembly

backend:X86

backend:Xtensa

llvm:codegen

llvm:SelectionDAGSelectionDAGISel as wellSelectionDAGISel as well

Status: Merged (completed).

llvm/llvm-projectnumber 168620

#168620 In llvm/llvm-project;

· by arsenm was closed on Nov 19, 2025

Remove unused standard headers: memory, unordered_*

backend:AArch64

backend:DirectX

backend:Hexagon

backend:m68k

backend:MIPS

backend:PowerPC

backend:RISC-V

backend:Sparc

backend:SPIR-V

backend:X86

debuginfo

llvm:adt

llvm:analysisIncludes value tracking, cost tables and constant foldingIncludes value tracking, cost tables and constant folding

llvm:binary-utilities

llvm:codegen

llvm:ir

llvm:mcMachine (object) codeMachine (object) code

llvm:support

llvm:transforms

mlgo

Status: Merged (completed).

llvm/llvm-projectnumber 167297

#167297 In llvm/llvm-project;

· by serge-sans-paille was closed on Nov 12, 2025

Remove unused standard headers: <string>, <optional>, <numeric>, <tuple>

backend:AArch64

backend:DirectX

backend:m68k

backend:PowerPC

backend:Sparc

backend:X86

debuginfo

llvm:adt

llvm:analysisIncludes value tracking, cost tables and constant foldingIncludes value tracking, cost tables and constant folding

llvm:codegen

llvm:ir

llvm:mcMachine (object) codeMachine (object) code

llvm:support

llvm:transforms

mlgo

platform:windows

tablegen

tools:llvm-exegesis

xray

Status: Merged (completed).

llvm/llvm-projectnumber 167232

#167232 In llvm/llvm-project;

· by serge-sans-paille was closed on Nov 10, 2025

[clang] Refactor to remove clangDriver dependency from clangFrontend and flangFrontend

backend:AArch64

backend:AMDGPU

backend:ARM

backend:CSKY

backend:Hexagon

backend:loongarch

backend:MIPS

backend:PowerPC

backend:RISC-V

backend:Sparc

backend:SPIR-V

backend:SystemZ

backend:X86

bazel"Peripheral" support tier build system: utils/bazel"Peripheral" support tier build system: utils/bazel

clangClang issues not falling into any other categoryClang issues not falling into any other category

clang-tools-extra

clang:as-a-librarylibclang and C++ APIlibclang and C++ API

clang:driver'clang' and 'clang++' user-facing binaries. Not 'clang-cl''clang' and 'clang++' user-facing binaries. Not 'clang-cl'

clang:frontendLanguage frontend issues, e.g. anything involving "Sema"Language frontend issues, e.g. anything involving "Sema"

clang:modulesC++20 modules and Clang Header ModulesC++20 modules and Clang Header Modules

Status: Merged (completed).

llvm/llvm-projectnumber 165277

#165277 In llvm/llvm-project;

· by naveen-seth was closed on Nov 23, 2025

[llvm] Replace LLVM_ATTRIBUTE_UNUSED with [[maybe_unused]] (NFC)

backend:ARM

backend:Hexagon

backend:Sparc

backend:X86

debuginfo

llvm:adt

llvm:analysisIncludes value tracking, cost tables and constant foldingIncludes value tracking, cost tables and constant folding

llvm:codegen

llvm:regalloc

llvm:support

llvm:transforms

PGOProfile Guided OptimizationsProfile Guided Optimizations

tablegen

Status: Merged (completed).

llvm/llvm-projectnumber 163507

#163507 In llvm/llvm-project;

· by kazutakahirata was closed on Oct 15, 2025

[SPARC] Properly handle CC for long double on sparc32

backend:Sparc

clangClang issues not falling into any other categoryClang issues not falling into any other category

clang:codegenIR generation bugs: mangling, exceptions, etc.IR generation bugs: mangling, exceptions, etc.

clang:frontendLanguage frontend issues, e.g. anything involving "Sema"Language frontend issues, e.g. anything involving "Sema"

compiler-rt

compiler-rt:builtins

compiler-rt:sanitizer

compiler-rt:ubsanUndefined behavior sanitizerUndefined behavior sanitizer

Status: Merged (completed).

llvm/llvm-projectnumber 162226

#162226 In llvm/llvm-project;

· by koachan was closed on Nov 29, 2025

[clang][SPARC] Pass 16-aligned structs with the correct alignment in CC (#155829)

backend:Sparc

clangClang issues not falling into any other categoryClang issues not falling into any other category

clang:codegenIR generation bugs: mangling, exceptions, etc.IR generation bugs: mangling, exceptions, etc.

Status: Merged (completed).

llvm/llvm-projectnumber 161766

#161766 In llvm/llvm-project;

· by brad0 was closed on Oct 6, 2025

· 

LLVM 21.x Release

SPARC: Use RegClassByHwMode instead of PointerLikeRegClass

backend:Sparc

llvm:codegen

Status: Merged (completed).

llvm/llvm-projectnumber 158271

#158271 In llvm/llvm-project;

· by arsenm was closed on Sep 19, 2025

CodeGen: Remove TRI argument from getRegClass

backend:AArch64

backend:AMDGPU

backend:ARC

backend:ARM

backend:CSKY

backend:DirectX

backend:Hexagon

backend:Lanai

backend:loongarch

backend:MIPS

backend:MSP430

backend:NVPTX

backend:PowerPC

backend:RISC-V

backend:Sparc

backend:SPIR-V

backend:SystemZ

backend:WebAssembly

backend:X86

backend:Xtensa

Status: Merged (completed).

llvm/llvm-projectnumber 158225

#158225 In llvm/llvm-project;

· by arsenm was closed on Nov 10, 2025

CodeGen: Keep reference to TargetRegisterInfo in TargetInstrInfo

backend:AArch64

backend:AMDGPU

backend:ARC

backend:ARM

backend:CSKY

backend:DirectX

backend:Hexagon

backend:Lanai

backend:loongarch

backend:MIPS

backend:MSP430

backend:NVPTX

backend:PowerPC

backend:RISC-V

backend:Sparc

backend:SPIR-V

backend:SystemZ

backend:WebAssembly

backend:X86

backend:Xtensa

Status: Merged (completed).

llvm/llvm-projectnumber 158224

#158224 In llvm/llvm-project;

· by arsenm was closed on Nov 10, 2025

CodeGen: Remove MachineFunction argument from getRegClass

backend:AArch64

backend:AMDGPU

backend:ARM

backend:Hexagon

backend:loongarch

backend:MIPS

backend:MSP430

backend:PowerPC

backend:RISC-V

backend:Sparc

backend:SystemZ

backend:WebAssembly

backend:X86

llvm:codegen

llvm:globalisel

llvm:regalloc

llvm:SelectionDAGSelectionDAGISel as wellSelectionDAGISel as well

Status: Merged (completed).

llvm/llvm-projectnumber 158188

#158188 In llvm/llvm-project;

· by arsenm was closed on Sep 12, 2025