[AMDGPU][GlobalISel] Add regbankselect rules for G_FSHR #159818

gandhi56 · 2025-09-19T17:24:11Z

No description provided.

Copilot

Pull Request Overview

This PR adds register bank selection rules for the G_FSHR (funnel shift right) instruction in AMDGPU's GlobalISel pipeline. The change enables proper register bank selection for funnel shift operations across different data types and register classes.

Adds G_FSHR to the register bank selection rules with support for various data types (s16, v2s16, s32, s64)
Updates test expectations to reflect improved register bank selection without unnecessary register copies
Modifies the test RUN commands to use the correct amdgpu-regbankselect pass name

Reviewed Changes

Copilot reviewed 2 out of 2 changed files in this pull request and generated no comments.

File	Description
AMDGPURegBankLegalizeRules.cpp	Adds comprehensive G_FSHR register bank selection rules for different data types and register classes
regbankselect-fshr.mir	Updates test file with new test cases and corrected expected outputs showing optimized register selection

llvmbot · 2025-09-19T17:24:43Z

@llvm/pr-subscribers-llvm-globalisel

@llvm/pr-subscribers-backend-amdgpu

Author: Anshil Gandhi (gandhi56)

Changes

Full diff: https://github.com/llvm/llvm-project/pull/159818.diff

2 Files Affected:

(modified) llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeRules.cpp (+10)
(modified) llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-fshr.mir (+137-21)

diff --git a/llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeRules.cpp b/llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeRules.cpp index 0776d14a84067..15f001671e056 100644 --- a/llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeRules.cpp +++ b/llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeRules.cpp @@ -514,6 +514,16 @@ RegBankLegalizeRules::RegBankLegalizeRules(const GCNSubtarget &_ST, .Div(S32, {{Vgpr32}, {Vgpr32, Vgpr32}}) .Div(S64, {{Vgpr64}, {Vgpr64, Vgpr32}}); + addRulesForGOpcs({G_FSHR}, Standard) + .Uni(S16, {{Sgpr32Trunc}, {Sgpr32AExt, Sgpr32AExt, Sgpr32ZExt}}) + .Div(S16, {{Vgpr16}, {Vgpr16, Vgpr16, Vgpr16}}) + .Uni(V2S16, {{SgprV2S16}, {SgprV2S16, SgprV2S16, SgprV2S16}, UnpackBitShift}) + .Div(V2S16, {{VgprV2S16}, {VgprV2S16, VgprV2S16, VgprV2S16}}) + .Uni(S32, {{Sgpr32}, {Sgpr32, Sgpr32, Sgpr32}}) + .Div(S32, {{Vgpr32}, {Vgpr32, Vgpr32, Vgpr32}}) + .Uni(S64, {{Sgpr64}, {Sgpr64, Sgpr64, Sgpr32}}) + .Div(S64, {{Vgpr64}, {Vgpr64, Vgpr64, Vgpr32}}); + addRulesForGOpcs({G_FRAME_INDEX}).Any({{UniP5, _}, {{SgprP5}, {None}}}); addRulesForGOpcs({G_UBFX, G_SBFX}, Standard) diff --git a/llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-fshr.mir b/llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-fshr.mir index b1a55fe7bc42f..8e94a8c10bf80 100644 --- a/llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-fshr.mir +++ b/llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-fshr.mir @@ -1,6 +1,46 @@ # NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py -# RUN: llc -mtriple=amdgcn -mcpu=fiji -run-pass=regbankselect -regbankselect-fast -verify-machineinstrs -o - %s | FileCheck %s -# RUN: llc -mtriple=amdgcn -mcpu=fiji -run-pass=regbankselect -regbankselect-greedy -verify-machineinstrs -o - %s | FileCheck %s +# RUN: llc -mtriple=amdgcn -mcpu=fiji -run-pass=amdgpu-regbankselect -regbankselect-fast -verify-machineinstrs -o - %s | FileCheck %s +# RUN: llc -mtriple=amdgcn -mcpu=fiji -run-pass=amdgpu-regbankselect -regbankselect-greedy -verify-machineinstrs -o - %s | FileCheck %s + +--- +name: fshr_s16_sss +legalized: true + +body: | + bb.0: + liveins: $sgpr0, $sgpr1, $sgpr2 + ; CHECK-LABEL: name: fshr_s16_sss + ; CHECK: liveins: $sgpr0, $sgpr1, $sgpr2 + ; CHECK-NEXT: {{ $}} + ; CHECK-NEXT: [[COPY:%[0-9]+]]:sgpr(s16) = COPY $sgpr0 + ; CHECK-NEXT: [[COPY1:%[0-9]+]]:sgpr(s16) = COPY $sgpr1 + ; CHECK-NEXT: [[COPY2:%[0-9]+]]:sgpr(s16) = COPY $sgpr2 + ; CHECK-NEXT: [[FSHR:%[0-9]+]]:sgpr(s16) = G_FSHR [[COPY]], [[COPY1]], [[COPY2]](s16) + %0:_(s16) = COPY $sgpr0 + %1:_(s16) = COPY $sgpr1 + %2:_(s16) = COPY $sgpr2 + %3:_(s16) = G_FSHR %0, %1, %2 +... + +--- +name: fshr_s16_vvv +legalized: true + +body: | + bb.0: + liveins: $vgpr0, $vgpr1, $vgpr2 + ; CHECK-LABEL: name: fshr_s16_vvv + ; CHECK: liveins: $vgpr0, $vgpr1, $vgpr2 + ; CHECK-NEXT: {{ $}} + ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(s16) = COPY $vgpr0 + ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr(s16) = COPY $vgpr1 + ; CHECK-NEXT: [[COPY2:%[0-9]+]]:vgpr(s16) = COPY $vgpr2 + ; CHECK-NEXT: [[FSHR:%[0-9]+]]:vgpr(s16) = G_FSHR [[COPY]], [[COPY1]], [[COPY2]](s16) + %0:_(s16) = COPY $vgpr0 + %1:_(s16) = COPY $vgpr1 + %2:_(s16) = COPY $vgpr2 + %3:_(s16) = G_FSHR %0, %1, %2 +... --- name: fshr_sss @@ -15,10 +55,7 @@ body: | ; CHECK-NEXT: [[COPY:%[0-9]+]]:sgpr(s32) = COPY $sgpr0 ; CHECK-NEXT: [[COPY1:%[0-9]+]]:sgpr(s32) = COPY $sgpr1 ; CHECK-NEXT: [[COPY2:%[0-9]+]]:sgpr(s32) = COPY $sgpr2 - ; CHECK-NEXT: [[COPY3:%[0-9]+]]:vgpr(s32) = COPY [[COPY]](s32) - ; CHECK-NEXT: [[COPY4:%[0-9]+]]:vgpr(s32) = COPY [[COPY1]](s32) - ; CHECK-NEXT: [[COPY5:%[0-9]+]]:vgpr(s32) = COPY [[COPY2]](s32) - ; CHECK-NEXT: [[FSHR:%[0-9]+]]:vgpr(s32) = G_FSHR [[COPY3]], [[COPY4]], [[COPY5]](s32) + ; CHECK-NEXT: [[FSHR:%[0-9]+]]:sgpr(s32) = G_FSHR [[COPY]], [[COPY1]], [[COPY2]](s32) %0:_(s32) = COPY $sgpr0 %1:_(s32) = COPY $sgpr1 %2:_(s32) = COPY $sgpr2 @@ -37,9 +74,7 @@ body: | ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(s32) = COPY $vgpr0 ; CHECK-NEXT: [[COPY1:%[0-9]+]]:sgpr(s32) = COPY $sgpr0 ; CHECK-NEXT: [[COPY2:%[0-9]+]]:sgpr(s32) = COPY $sgpr1 - ; CHECK-NEXT: [[COPY3:%[0-9]+]]:vgpr(s32) = COPY [[COPY1]](s32) - ; CHECK-NEXT: [[COPY4:%[0-9]+]]:vgpr(s32) = COPY [[COPY2]](s32) - ; CHECK-NEXT: [[FSHR:%[0-9]+]]:vgpr(s32) = G_FSHR [[COPY]], [[COPY3]], [[COPY4]](s32) + ; CHECK-NEXT: [[FSHR:%[0-9]+]]:vgpr(s32) = G_FSHR [[COPY]], [[COPY1]], [[COPY2]](s32) %0:_(s32) = COPY $vgpr0 %1:_(s32) = COPY $sgpr0 %2:_(s32) = COPY $sgpr1 @@ -58,9 +93,7 @@ body: | ; CHECK-NEXT: [[COPY:%[0-9]+]]:sgpr(s32) = COPY $sgpr0 ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr(s32) = COPY $vgpr0 ; CHECK-NEXT: [[COPY2:%[0-9]+]]:sgpr(s32) = COPY $sgpr1 - ; CHECK-NEXT: [[COPY3:%[0-9]+]]:vgpr(s32) = COPY [[COPY]](s32) - ; CHECK-NEXT: [[COPY4:%[0-9]+]]:vgpr(s32) = COPY [[COPY2]](s32) - ; CHECK-NEXT: [[FSHR:%[0-9]+]]:vgpr(s32) = G_FSHR [[COPY3]], [[COPY1]], [[COPY4]](s32) + ; CHECK-NEXT: [[FSHR:%[0-9]+]]:vgpr(s32) = G_FSHR [[COPY]], [[COPY1]], [[COPY2]](s32) %0:_(s32) = COPY $sgpr0 %1:_(s32) = COPY $vgpr0 %2:_(s32) = COPY $sgpr1 @@ -79,9 +112,7 @@ body: | ; CHECK-NEXT: [[COPY:%[0-9]+]]:sgpr(s32) = COPY $sgpr0 ; CHECK-NEXT: [[COPY1:%[0-9]+]]:sgpr(s32) = COPY $sgpr1 ; CHECK-NEXT: [[COPY2:%[0-9]+]]:vgpr(s32) = COPY $vgpr0 - ; CHECK-NEXT: [[COPY3:%[0-9]+]]:vgpr(s32) = COPY [[COPY]](s32) - ; CHECK-NEXT: [[COPY4:%[0-9]+]]:vgpr(s32) = COPY [[COPY1]](s32) - ; CHECK-NEXT: [[FSHR:%[0-9]+]]:vgpr(s32) = G_FSHR [[COPY3]], [[COPY4]], [[COPY2]](s32) + ; CHECK-NEXT: [[FSHR:%[0-9]+]]:vgpr(s32) = G_FSHR [[COPY]], [[COPY1]], [[COPY2]](s32) %0:_(s32) = COPY $sgpr0 %1:_(s32) = COPY $sgpr1 %2:_(s32) = COPY $vgpr0 @@ -100,8 +131,7 @@ body: | ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(s32) = COPY $vgpr0 ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr(s32) = COPY $vgpr1 ; CHECK-NEXT: [[COPY2:%[0-9]+]]:sgpr(s32) = COPY $sgpr0 - ; CHECK-NEXT: [[COPY3:%[0-9]+]]:vgpr(s32) = COPY [[COPY2]](s32) - ; CHECK-NEXT: [[FSHR:%[0-9]+]]:vgpr(s32) = G_FSHR [[COPY]], [[COPY1]], [[COPY3]](s32) + ; CHECK-NEXT: [[FSHR:%[0-9]+]]:vgpr(s32) = G_FSHR [[COPY]], [[COPY1]], [[COPY2]](s32) %0:_(s32) = COPY $vgpr0 %1:_(s32) = COPY $vgpr1 %2:_(s32) = COPY $sgpr0 @@ -120,8 +150,7 @@ body: | ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(s32) = COPY $vgpr0 ; CHECK-NEXT: [[COPY1:%[0-9]+]]:sgpr(s32) = COPY $sgpr1 ; CHECK-NEXT: [[COPY2:%[0-9]+]]:vgpr(s32) = COPY $vgpr1 - ; CHECK-NEXT: [[COPY3:%[0-9]+]]:vgpr(s32) = COPY [[COPY1]](s32) - ; CHECK-NEXT: [[FSHR:%[0-9]+]]:vgpr(s32) = G_FSHR [[COPY]], [[COPY3]], [[COPY2]](s32) + ; CHECK-NEXT: [[FSHR:%[0-9]+]]:vgpr(s32) = G_FSHR [[COPY]], [[COPY1]], [[COPY2]](s32) %0:_(s32) = COPY $vgpr0 %1:_(s32) = COPY $sgpr1 %2:_(s32) = COPY $vgpr1 @@ -140,8 +169,7 @@ body: | ; CHECK-NEXT: [[COPY:%[0-9]+]]:sgpr(s32) = COPY $sgpr0 ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr(s32) = COPY $vgpr0 ; CHECK-NEXT: [[COPY2:%[0-9]+]]:vgpr(s32) = COPY $vgpr1 - ; CHECK-NEXT: [[COPY3:%[0-9]+]]:vgpr(s32) = COPY [[COPY]](s32) - ; CHECK-NEXT: [[FSHR:%[0-9]+]]:vgpr(s32) = G_FSHR [[COPY3]], [[COPY1]], [[COPY2]](s32) + ; CHECK-NEXT: [[FSHR:%[0-9]+]]:vgpr(s32) = G_FSHR [[COPY]], [[COPY1]], [[COPY2]](s32) %0:_(s32) = COPY $sgpr0 %1:_(s32) = COPY $vgpr0 %2:_(s32) = COPY $vgpr1 @@ -166,3 +194,91 @@ body: | %2:_(s32) = COPY $vgpr2 %3:_(s32) = G_FSHR %0, %1, %2 ... + +--- +name: fshr_v2s16_sss +legalized: true + +body: | + bb.0: + liveins: $sgpr0, $sgpr1, $sgpr2 + ; CHECK-LABEL: name: fshr_v2s16_sss + ; CHECK: liveins: $sgpr0, $sgpr1, $sgpr2 + ; CHECK-NEXT: {{ $}} + ; CHECK-NEXT: [[COPY:%[0-9]+]]:sgpr(<2 x s16>) = COPY $sgpr0 + ; CHECK-NEXT: [[COPY1:%[0-9]+]]:sgpr(<2 x s16>) = COPY $sgpr1 + ; CHECK-NEXT: [[COPY2:%[0-9]+]]:sgpr(<2 x s16>) = COPY $sgpr2 + ; CHECK-NEXT: [[FSHR:%[0-9]+]]:sgpr(<2 x s16>) = G_FSHR [[COPY]], [[COPY1]], [[COPY2]](<2 x s16>) + %0:_(<2 x s16>) = COPY $sgpr0 + %1:_(<2 x s16>) = COPY $sgpr1 + %2:_(<2 x s16>) = COPY $sgpr2 + %3:_(<2 x s16>) = G_FSHR %0, %1, %2 +... + +--- +name: fshr_v2s16_vvv +legalized: true + +body: | + bb.0: + liveins: $vgpr0, $vgpr1, $vgpr2 + ; CHECK-LABEL: name: fshr_v2s16_vvv + ; CHECK: liveins: $vgpr0, $vgpr1, $vgpr2 + ; CHECK-NEXT: {{ $}} + ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(<2 x s16>) = COPY $vgpr0 + ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr(<2 x s16>) = COPY $vgpr1 + ; CHECK-NEXT: [[COPY2:%[0-9]+]]:vgpr(<2 x s16>) = COPY $vgpr2 + ; CHECK-NEXT: [[FSHR:%[0-9]+]]:vgpr(<2 x s16>) = G_FSHR [[COPY]], [[COPY1]], [[COPY2]](<2 x s16>) + %0:_(<2 x s16>) = COPY $vgpr0 + %1:_(<2 x s16>) = COPY $vgpr1 + %2:_(<2 x s16>) = COPY $vgpr2 + %3:_(<2 x s16>) = G_FSHR %0, %1, %2 +... + +--- +name: fshr_s64_sss +legalized: true + +body: | + bb.0: + liveins: $sgpr0, $sgpr1, $sgpr2 + ; CHECK-LABEL: name: fshr_s64_sss + ; CHECK: liveins: $sgpr0, $sgpr1, $sgpr2 + ; CHECK-NEXT: {{ $}} + ; CHECK-NEXT: [[COPY:%[0-9]+]]:sgpr(s32) = COPY $sgpr0 + ; CHECK-NEXT: [[COPY1:%[0-9]+]]:sgpr(s32) = COPY $sgpr1 + ; CHECK-NEXT: [[COPY2:%[0-9]+]]:sgpr(s32) = COPY $sgpr2 + ; CHECK-NEXT: [[ZEXT:%[0-9]+]]:sgpr(s64) = G_ZEXT [[COPY]](s32) + ; CHECK-NEXT: [[ZEXT1:%[0-9]+]]:sgpr(s64) = G_ZEXT [[COPY1]](s32) + ; CHECK-NEXT: [[FSHR:%[0-9]+]]:sgpr(s64) = G_FSHR [[ZEXT]], [[ZEXT1]], [[COPY2]](s32) + %0:_(s32) = COPY $sgpr0 + %1:_(s32) = COPY $sgpr1 + %2:_(s32) = COPY $sgpr2 + %3:_(s64) = G_ZEXT %0 + %4:_(s64) = G_ZEXT %1 + %5:_(s64) = G_FSHR %3, %4, %2 +... + +--- +name: fshr_s64_vvv +legalized: true + +body: | + bb.0: + liveins: $vgpr0, $vgpr1, $vgpr2 + ; CHECK-LABEL: name: fshr_s64_vvv + ; CHECK: liveins: $vgpr0, $vgpr1, $vgpr2 + ; CHECK-NEXT: {{ $}} + ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(s32) = COPY $vgpr0 + ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr(s32) = COPY $vgpr1 + ; CHECK-NEXT: [[COPY2:%[0-9]+]]:vgpr(s32) = COPY $vgpr2 + ; CHECK-NEXT: [[ZEXT:%[0-9]+]]:vgpr(s64) = G_ZEXT [[COPY]](s32) + ; CHECK-NEXT: [[ZEXT1:%[0-9]+]]:vgpr(s64) = G_ZEXT [[COPY1]](s32) + ; CHECK-NEXT: [[FSHR:%[0-9]+]]:vgpr(s64) = G_FSHR [[ZEXT]], [[ZEXT1]], [[COPY2]](s32) + %0:_(s32) = COPY $vgpr0 + %1:_(s32) = COPY $vgpr1 + %2:_(s32) = COPY $vgpr2 + %3:_(s64) = G_ZEXT %0 + %4:_(s64) = G_ZEXT %1 + %5:_(s64) = G_FSHR %3, %4, %2 +...

github-actions · 2025-09-19T17:28:08Z

✅ With the latest revision this PR passed the C/C++ code formatter.

petar-avramovic

Need a ll test.
The only pattern I have found for g_fshr is vgpr i32 -> V_ALIGNBIT_B32
only need rule for S32, please correct me if I am wrong here.
Rest of the rules from this patch would be unused since legalizer does the lowering and examples written in mir test would not reach regbankselect/regbanklegalize

llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-fshr.mir

github-actions · 2025-11-18T05:53:00Z

🐧 Linux x64 Test Results

186345 tests passed
4859 tests skipped

petar-avramovic

Still missing ll test
Uniform case is also possible.

llvm/test/CodeGen/AMDGPU/GlobalISel/fshr-new-regbank-select.ll

llvm-ci · 2025-11-19T05:02:45Z

LLVM Buildbot has detected a new failure on builder ppc64le-mlir-rhel-clang running on ppc64le-mlir-rhel-test while building llvm at step 6 "test-build-check-mlir-build-only-check-mlir".

Full details are available at: https://lab.llvm.org/buildbot/#/builders/129/builds/33467

Here is the relevant piece of the build log for the reference

Step 6 (test-build-check-mlir-build-only-check-mlir) failure: 1200 seconds without output running [b'ninja', b'check-mlir'], attempting to kill 9.651 [0/1/0] Running the MLIR regression tests command timed out: 1200 seconds without output running [b'ninja', b'check-mlir'], attempting to kill process killed by signal 9 program finished with exit code -1 elapsedTime=1210.820678

llvm-ci · 2025-11-19T06:21:44Z

LLVM Buildbot has detected a new failure on builder ppc64le-flang-rhel-clang running on ppc64le-flang-rhel-test while building llvm at step 3 "clean-build-dir".

Full details are available at: https://lab.llvm.org/buildbot/#/builders/157/builds/42340

Here is the relevant piece of the build log for the reference

Step 3 (clean-build-dir) failure: Delete failed. (failure) (timed out) Step 6 (test-build-unified-tree-check-flang) failure: 1200 seconds without output running [b'ninja', b'check-flang'], attempting to kill ... -- configuring openmp to build Fortran module files using /home/buildbots/llvm-external-buildbots/workers/ppc64le-flang-rhel-test/ppc64le-flang-rhel-clang-build/build/bin/flang -- Found Python3: /home/buildbots/llvm-external-buildbots/workers/env/bin/python3.8 (found version "3.8.17") found components: Interpreter Development Development.Module Development.Embed -- Configuring done (32.9s) -- Generating done (1.1s) -- Build files have been written to: /home/buildbots/llvm-external-buildbots/workers/ppc64le-flang-rhel-test/ppc64le-flang-rhel-clang-build/build/runtimes/runtimes-bins 29.063 [2/3/33] Linking CXX executable tools/flang/unittests/Frontend/FlangFrontendTests 48.327 [1/2/34] cd /home/buildbots/llvm-external-buildbots/workers/ppc64le-flang-rhel-test/ppc64le-flang-rhel-clang-build/build/runtimes/runtimes-bins && /home/buildbots/llvm-external-buildbots/cmake-3.31.2/bin/cmake --build /home/buildbots/llvm-external-buildbots/workers/ppc64le-flang-rhel-test/ppc64le-flang-rhel-clang-build/build/runtimes/runtimes-bins/ --target libomp-mod --config Release ninja: no work to do. 58.002 [1/1/36] Linking CXX executable tools/flang/unittests/Common/FlangCommonTests 58.003 [0/1/36] Running the Flang regression tests command timed out: 1200 seconds without output running [b'ninja', b'check-flang'], attempting to kill process killed by signal 9 program finished with exit code -1 elapsedTime=1258.978469 Step 7 (test-build-unified-tree-check-flang-rt) failure: 1200 seconds without output running [b'ninja', b'check-flang-rt'], attempting to kill ... PASS: flang-rt-Unit :: Runtime/./RuntimeTests/223/248 (243 of 253) PASS: flang-rt-Unit :: Runtime/./RuntimeTests/220/248 (244 of 253) PASS: flang-rt-Unit :: Runtime/./RuntimeTests/24/248 (245 of 253) PASS: flang-rt-Unit :: Runtime/./RuntimeTests/217/248 (246 of 253) PASS: flang-rt-Unit :: Runtime/./RuntimeTests/216/248 (247 of 253) PASS: flang-rt-Unit :: Runtime/./RuntimeTests/221/248 (248 of 253) PASS: flang-rt-Unit :: Runtime/./RuntimeTests/212/248 (249 of 253) PASS: flang-rt-Unit :: Runtime/./RuntimeTests/213/248 (250 of 253) PASS: flang-rt-Unit :: Runtime/./RuntimeTests/218/248 (251 of 253) PASS: flang-rt-Unit :: Runtime/./RuntimeTests/219/248 (252 of 253) command timed out: 1200 seconds without output running [b'ninja', b'check-flang-rt'], attempting to kill process killed by signal 9 program finished with exit code -1 elapsedTime=4620.432444

gandhi56 requested a review from Copilot September 19, 2025 17:24

gandhi56 self-assigned this Sep 19, 2025

Copilot AI reviewed Sep 19, 2025

View reviewed changes

llvmbot added backend:AMDGPU llvm:globalisel labels Sep 19, 2025

gandhi56 requested review from Pierre-vh and petar-avramovic September 19, 2025 17:24

gandhi56 requested a review from nhaehnle September 19, 2025 17:27

gandhi56 force-pushed the globalisel/g_fshr branch from 52a75f6 to 99bea7c Compare September 19, 2025 17:28

gandhi56 changed the title ~~[AMDGPU] Add regbankselect rules for G_FSHR~~ [AMDGPU][GlobalISel] Add regbankselect rules for G_FSHR Sep 19, 2025

gandhi56 force-pushed the globalisel/g_fshr branch from 99bea7c to 21a65ff Compare September 19, 2025 21:08

gandhi56 marked this pull request as draft September 22, 2025 15:51

gandhi56 force-pushed the globalisel/g_fshr branch from 21a65ff to ddec099 Compare October 31, 2025 17:16

gandhi56 marked this pull request as ready for review October 31, 2025 17:17

gandhi56 force-pushed the globalisel/g_fshr branch from ddec099 to c64e666 Compare October 31, 2025 17:46

petar-avramovic reviewed Nov 17, 2025

View reviewed changes

llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-fshr.mir Outdated Show resolved Hide resolved

gandhi56 force-pushed the globalisel/g_fshr branch from c64e666 to 09f14b4 Compare November 18, 2025 05:08

petar-avramovic reviewed Nov 18, 2025

View reviewed changes

gandhi56 force-pushed the globalisel/g_fshr branch from 09f14b4 to 534241c Compare November 18, 2025 15:08

petar-avramovic reviewed Nov 18, 2025

View reviewed changes

llvm/test/CodeGen/AMDGPU/GlobalISel/fshr-new-regbank-select.ll Outdated Show resolved Hide resolved

gandhi56 force-pushed the globalisel/g_fshr branch from 534241c to 9561046 Compare November 18, 2025 15:36

petar-avramovic reviewed Nov 18, 2025

View reviewed changes

llvm/test/CodeGen/AMDGPU/GlobalISel/fshr-new-regbank-select.ll Outdated Show resolved Hide resolved

gandhi56 force-pushed the globalisel/g_fshr branch from 9561046 to 14c8e0a Compare November 18, 2025 17:04

petar-avramovic reviewed Nov 18, 2025

View reviewed changes

llvm/test/CodeGen/AMDGPU/GlobalISel/fshr-new-regbank-select.ll Show resolved Hide resolved

[AMDGPU] Add regbankselect rules for G_FSHR

05eba65

gandhi56 force-pushed the globalisel/g_fshr branch from 14c8e0a to 05eba65 Compare November 18, 2025 17:19

petar-avramovic approved these changes Nov 18, 2025

View reviewed changes

gandhi56 merged commit 5ee95f4 into llvm:main Nov 19, 2025
10 checks passed

gandhi56 deleted the globalisel/g_fshr branch November 19, 2025 03:58

aadeshps-mcw pushed a commit to aadeshps-mcw/llvm-project that referenced this pull request Nov 26, 2025

[AMDGPU][GlobalISel] Add regbankselect rules for G_FSHR (llvm#159818)

0dbbdf7

Priyanshu3820 pushed a commit to Priyanshu3820/llvm-project that referenced this pull request Nov 26, 2025

[AMDGPU][GlobalISel] Add regbankselect rules for G_FSHR (llvm#159818)

24fa0c1

Provide feedback

Saved searches

Use saved searches to filter your results more quickly

Uh oh!

[AMDGPU][GlobalISel] Add regbankselect rules for G_FSHR #159818

[AMDGPU][GlobalISel] Add regbankselect rules for G_FSHR #159818

gandhi56 commented Sep 19, 2025

Copilot AI left a comment

llvmbot commented Sep 19, 2025 •

edited

Loading

github-actions bot commented Sep 19, 2025 •

edited

Loading

petar-avramovic left a comment

Uh oh!

github-actions bot commented Nov 18, 2025 •

edited

Loading

petar-avramovic left a comment

Uh oh!

Uh oh!

Uh oh!

Uh oh!

llvm-ci commented Nov 19, 2025

llvm-ci commented Nov 19, 2025

Labels

4 participants

[AMDGPU][GlobalISel] Add regbankselect rules for G_FSHR #159818

[AMDGPU][GlobalISel] Add regbankselect rules for G_FSHR #159818

Conversation

gandhi56 commented Sep 19, 2025

Copilot AI left a comment

Choose a reason for hiding this comment

Pull Request Overview

Reviewed Changes

llvmbot commented Sep 19, 2025 • edited Loading Uh oh! There was an error while loading. Please reload this page.

Uh oh!

github-actions bot commented Sep 19, 2025 • edited Loading Uh oh! There was an error while loading. Please reload this page.

Uh oh!

petar-avramovic left a comment

Choose a reason for hiding this comment

Uh oh!

github-actions bot commented Nov 18, 2025 • edited Loading Uh oh! There was an error while loading. Please reload this page.

Uh oh!

🐧 Linux x64 Test Results

petar-avramovic left a comment

Choose a reason for hiding this comment

Uh oh!

Uh oh!

Uh oh!

Uh oh!

llvm-ci commented Nov 19, 2025

llvm-ci commented Nov 19, 2025

Labels

4 participants

llvmbot commented Sep 19, 2025 •

edited

Loading

github-actions bot commented Sep 19, 2025 •

edited

Loading

github-actions bot commented Nov 18, 2025 •

edited

Loading