- Notifications
You must be signed in to change notification settings - Fork 15.3k
Pull requests: llvm/llvm-project
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
[RISCV] Enable rematerialization for scalar loads backend:RISC-V
#166774 by lukel97 was merged Nov 24, 2025 Loading…
[RISCV] For (2^N +/- 2^M) muls, prefer ADD to SUB backend:RISC-V
#166757 by pfusik was merged Nov 13, 2025 Loading…
[VPlan] Handle WidenGEP in narrowToSingleScalars backend:RISC-V llvm:transforms vectorizers
#166740 by artagnon was merged Nov 11, 2025 Loading…
[RISCV] Shrink deleted dead ADDI's use if coalesced in RISCVInsertVSETVLI backend:RISC-V
#166729 by lukel97 was merged Nov 6, 2025 Loading…
[RISCV] Use SLLI.UW in double-SHL_ADD multiplications backend:RISC-V
#166728 by pfusik was merged Nov 7, 2025 Loading…
[RISCV] More explicitly check that combineOp_VLToVWOp_VL removes the extends it is supposed to. backend:RISC-V
#166710 by topperc was merged Nov 6, 2025 Loading…
[RISCV] Add test cases for widening add/sub with mismatched extends. NFC backend:RISC-V
#166700 by topperc was merged Nov 6, 2025 Loading…
[libc] Add localtime_r to baremetal entrypoints backend:RISC-V libc
#166677 by Prabhuk was merged Nov 7, 2025 Loading…
[RISCV] Correct the CFA offsets for stack probing. backend:RISC-V
#166616 by topperc was merged Nov 6, 2025 Loading…
[DAGCombiner] Bail out if BitWidthDiff > BitWidth when folding cltz(and) - BitWidthDiff backend:RISC-V llvm:SelectionDAG SelectionDAGISel as well
#166607 by XChy was merged Nov 6, 2025 Loading…
[dwarf] make dwarf fission compatible with RISCV relaxations 1/2 backend:RISC-V debuginfo llvm:codegen llvm:mc Machine (object) code
#166597 by daniilavdeev was merged Nov 25, 2025 Loading…
[VPlan] Permit more users in narrowToSingleScalars backend:RISC-V llvm:transforms vectorizers
#166559 by artagnon was merged Nov 10, 2025 Loading…
[RISCV] Optimize (and (icmp x, 0, neq), (icmp y, 0, neq)) utilizing zicond extension backend:AArch64 backend:RISC-V llvm:SelectionDAG SelectionDAGISel as well
#166469 by bababuck was merged Nov 7, 2025 Loading…
[RISCV] Expand multiplication by
(2/4/8 * 3/5/9 + 1) << N with SHL_ADD backend:RISC-V #166372 by pfusik was merged Nov 6, 2025 Loading…
[RISCV][llvm] Support Smpmpmt version 0.6 backend:RISC-V clang:driver 'clang' and 'clang++' user-facing binaries. Not 'clang-cl' clang Clang issues not falling into any other category
#166322 by 4vtomat was merged Nov 10, 2025 Loading…
[RISCV] Use TargetConstant for the immediate RISCVISD::SHL_ADD nodes. backend:RISC-V
#166312 by topperc was merged Nov 4, 2025 Loading…
[RISCV] Add short forward branch support for
mul instruction backend:RISC-V #166300 by hchandel was merged Nov 4, 2025 Loading…
[VPlan] Hoist loads with invariant addresses using noalias metadata. backend:RISC-V llvm:analysis Includes value tracking, cost tables and constant folding llvm:transforms vectorizers
#166247 by fhahn was merged Nov 18, 2025 Loading…
[RISCV] Use reportFatalUsageError in a few places backend:RISC-V
#166218 by topperc was merged Nov 3, 2025 Loading…
[RISCV] Removed unused OPERAND_SIMM8. NFC backend:RISC-V
#166215 by topperc was merged Nov 3, 2025 Loading…
[doc][RISCV] Add XSfvfexp* and XSfvfexpa* into RISCVUsage.rst backend:RISC-V
#166198 by mshockwave was merged Nov 4, 2025 Loading…
[RISCV] Implement shouldFoldMaskToVariableShiftPair backend:RISC-V
#166159 by svs-quic was merged Nov 5, 2025 Loading…
[VPlan] Remove no-longer-needed EVL VPlan debug output tests. NFC backend:RISC-V llvm:transforms
#166158 by lukel97 was merged Nov 7, 2025 Loading…
[RISCV] Support outlining of CFI instructions in the machine outliner backend:RISC-V
#166149 by svs-quic was merged Nov 7, 2025 Loading…
[Support] Use "using" instead of "typedef" (NFC) backend:RISC-V llvm:support
#166130 by kazutakahirata was merged Nov 3, 2025 Loading…
ProTip! Mix and match filters to narrow down what you’re looking for.