- Notifications
You must be signed in to change notification settings - Fork 15.4k
Pull requests: llvm/llvm-project
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
CodeGen: Make all targets override pseudos with pointers backend:AArch64 backend:AMDGPU backend:ARM backend:CSKY backend:DirectX backend:Hexagon backend:Lanai backend:loongarch backend:m68k backend:MIPS backend:MSP430 backend:NVPTX backend:PowerPC backend:RISC-V backend:Sparc backend:SPIR-V backend:SystemZ backend:WebAssembly backend:X86 backend:Xtensa llvm:codegen llvm:globalisel llvm:mc Machine (object) code llvm:SelectionDAG SelectionDAGISel as well tablegen
#159881 by arsenm was merged Nov 26, 2025 Loading… updated Nov 26, 2025
[SelectionDAG] Verify SDTCisVT and SDTCVecEltisVT constraints backend:AArch64 backend:m68k backend:RISC-V backend:Sparc llvm:SelectionDAG SelectionDAGISel as well tablegen
#150125 by s-barannikov was merged Nov 16, 2025 Loading… updated Nov 16, 2025
Remove unused standard headers: memory, unordered_* backend:AArch64 backend:DirectX backend:Hexagon backend:m68k backend:MIPS backend:PowerPC backend:RISC-V backend:Sparc backend:SPIR-V backend:X86 debuginfo llvm:adt llvm:analysis Includes value tracking, cost tables and constant folding llvm:binary-utilities llvm:codegen llvm:ir llvm:mc Machine (object) code llvm:support llvm:transforms mlgo objectyaml PGO Profile Guided Optimizations platform:windows tablegen tools:llvm-exegesis tools:llvm-mca xray
#167297 by serge-sans-paille was merged Nov 12, 2025 Loading… updated Nov 12, 2025
Remove unused standard headers: <string>, <optional>, <numeric>, <tuple> backend:AArch64 backend:DirectX backend:m68k backend:PowerPC backend:Sparc backend:X86 debuginfo llvm:adt llvm:analysis Includes value tracking, cost tables and constant folding llvm:codegen llvm:ir llvm:mc Machine (object) code llvm:support llvm:transforms mlgo platform:windows tablegen tools:llvm-exegesis xray
#167232 by serge-sans-paille was merged Nov 10, 2025 Loading… updated Nov 10, 2025
[llvm] Make getEffectiveRelocModel helper consistent across targets. NFC backend:AMDGPU backend:loongarch backend:m68k backend:RISC-V backend:WebAssembly
#165121 by sbc100 was merged Oct 26, 2025 Loading… updated Oct 26, 2025
[llvm] Move data layout string computation to TargetParser backend:AArch64 backend:AMDGPU backend:ARC backend:ARM backend:CSKY backend:DirectX backend:Hexagon backend:Lanai backend:loongarch backend:m68k backend:MIPS backend:MSP430 backend:NVPTX backend:PowerPC backend:RISC-V backend:Sparc backend:SPIR-V backend:SystemZ backend:WebAssembly backend:X86 backend:Xtensa llvm:ir
#157612 by rnk was merged Sep 11, 2025 Loading… updated Sep 11, 2025
CodeGen: Pass SubtargetInfo to TargetGenInstrInfo constructors backend:AArch64 backend:AMDGPU backend:ARC backend:ARM backend:CSKY backend:DirectX backend:Hexagon backend:Lanai backend:loongarch backend:m68k backend:MIPS backend:MSP430 backend:NVPTX backend:PowerPC backend:RISC-V backend:Sparc backend:SPIR-V backend:SystemZ backend:WebAssembly backend:X86 backend:Xtensa llvm:codegen tablegen
#157337 by arsenm was merged Sep 8, 2025 Loading… updated Sep 8, 2025
[NFC][MC][Decoder] Extract fixed pieces of decoder code into new header file backend:AArch64 backend:AMDGPU backend:ARC backend:ARM backend:CSKY backend:Hexagon backend:Lanai backend:loongarch backend:m68k backend:MIPS backend:MSP430 backend:PowerPC backend:RISC-V backend:Sparc backend:SystemZ backend:Xtensa llvm:mc Machine (object) code tablegen
#154802 by jurahul was merged Aug 21, 2025 Loading… updated Aug 22, 2025
[X86][ARM][RISCV][XCore][M68K] Invert the low bit to get the inverse predicate (NFC) backend:ARM backend:m68k backend:RISC-V backend:X86
#151748 by AZero13 was merged Aug 4, 2025 Loading… updated Aug 4, 2025
[GISel] Introduce MIFlags::InBounds backend:AArch64 backend:AMDGPU backend:ARM backend:m68k backend:MIPS backend:RISC-V backend:X86 llvm:codegen llvm:globalisel testing-tools
#150900 by ritter-x2a was merged Jul 30, 2025 Loading… updated Jul 30, 2025
MCAsmBackend: Merge addReloc into applyFixup backend:AArch64 backend:AMDGPU backend:ARM backend:CSKY backend:Hexagon backend:Lanai backend:loongarch backend:m68k backend:MIPS backend:MSP430 backend:PowerPC backend:RISC-V backend:Sparc backend:SystemZ backend:WebAssembly backend:X86 backend:Xtensa llvm:mc Machine (object) code skip-precommit-approval PR for CI feedback, not intended for review
#146820 by MaskRay was merged Jul 3, 2025 Loading… updated Jul 3, 2025
[Basic] Remove unused includes (NFC) backend:AArch64 backend:AMDGPU backend:ARC backend:ARM backend:Hexagon backend:loongarch backend:m68k backend:Xtensa clang:frontend Language frontend issues, e.g. anything involving "Sema" clang:modules C++20 modules and Clang Header Modules clang Clang issues not falling into any other category
#142295 by kazutakahirata was merged Jun 1, 2025 Loading… updated Jun 1, 2025
[X86Backend][M68KBackend] Make Ctx in X86MCInstLower (M68KInstLower) the same as AsmPrinter.OutContext backend:m68k backend:X86
#133352 by weiweichen was merged Apr 5, 2025 Loading… updated Apr 5, 2025
[LTO] enable IR generation bugs: mangling, exceptions, etc. clang Clang issues not falling into any other category lld:MachO lld llvm:analysis Includes value tracking, cost tables and constant folding llvm:transforms LTO Link time optimization (regular/full LTO or ThinLTO)
ObjCARCContractPass only on optimized build backend:AArch64 backend:AMDGPU backend:ARM backend:loongarch backend:m68k backend:PowerPC backend:X86 clang:codegen #101114 by DataCorrupted was merged Aug 9, 2024 Loading… updated Feb 6, 2025
Patch series to reapply #118734 and substantially improve it backend:AArch64 backend:AMDGPU backend:ARM backend:DirectX backend:Hexagon backend:loongarch backend:m68k backend:MSP430 backend:PowerPC backend:RISC-V backend:Sparc backend:SystemZ backend:WebAssembly backend:X86 backend:Xtensa clang:codegen IR generation bugs: mangling, exceptions, etc. clang:frontend Language frontend issues, e.g. anything involving "Sema" clang:static analyzer clang Clang issues not falling into any other category
#120534 by chandlerc was closed Feb 4, 2025 Loading… updated Feb 4, 2025
[M68k] add 32 bit branch instrs and relaxations backend:m68k llvm:mc Machine (object) code
#117371 by knickish was merged Dec 12, 2024 Loading… updated Feb 2, 2025
[llvm] Pass MachineInstr flags to storeRegToStackSlot/loadRegFromStackSlot (NFC) backend:AArch64 backend:AMDGPU backend:ARM backend:Hexagon backend:loongarch backend:m68k backend:MSP430 backend:NVPTX backend:PowerPC backend:RISC-V backend:Sparc backend:SystemZ backend:X86 backend:Xtensa
#120622 by RamNalamothu was merged Jan 22, 2025 Loading… updated Jan 29, 2025
[RISC-V] Fix incorrect epilogue_begin backend:AArch64 backend:AMDGPU backend:ARM backend:Hexagon backend:loongarch backend:m68k backend:MSP430 backend:NVPTX backend:PowerPC backend:RISC-V backend:Sparc backend:SystemZ backend:X86 backend:Xtensa debuginfo
#120623 by RamNalamothu was merged Jan 28, 2025 Loading… updated Jan 29, 2025
[M68k] implement move to and from sr backend:m68k llvm:mc Machine (object) code
#111145 by TechnoElf was merged Jan 9, 2025 Loading… updated Jan 10, 2025
[SelectionDAG] Move SDNode::use_iterator::getOperandNo to SDUse. backend:AArch64 backend:AMDGPU backend:ARM backend:Hexagon backend:m68k backend:PowerPC backend:RISC-V backend:SystemZ backend:X86 llvm:SelectionDAG SelectionDAGISel as well
#120536 by topperc was merged Dec 19, 2024 Loading… updated Dec 19, 2024
[SelectionDAG] Rename SDNode::uses() to users(). backend:AArch64 backend:AMDGPU backend:ARM backend:Hexagon backend:loongarch backend:m68k backend:NVPTX backend:PowerPC backend:RISC-V backend:SystemZ backend:X86 llvm:SelectionDAG SelectionDAGISel as well
#120499 by topperc was merged Dec 19, 2024 Loading… updated Dec 19, 2024
Revert "Switch builtin strings to use string tables" backend:AArch64 backend:AMDGPU backend:ARM backend:DirectX backend:Hexagon backend:loongarch backend:m68k backend:MSP430 backend:PowerPC backend:RISC-V backend:Sparc backend:SystemZ backend:WebAssembly clang:frontend Language frontend issues, e.g. anything involving "Sema" clang Clang issues not falling into any other category
#119638 by chandlerc was merged Dec 14, 2024 Loading… updated Dec 14, 2024
Switch builtin strings to use string tables backend:AArch64 backend:AMDGPU backend:ARM backend:DirectX backend:Hexagon backend:loongarch backend:m68k backend:MSP430 backend:PowerPC backend:RISC-V backend:Sparc backend:SystemZ backend:WebAssembly clang:frontend Language frontend issues, e.g. anything involving "Sema" clang Clang issues not falling into any other category
#118734 by chandlerc was merged Dec 9, 2024 Loading… updated Dec 14, 2024
[M68k] Add remaining addressing modes for Atomic operations backend:m68k llvm:mc Machine (object) code
#115523 by knickish was merged Dec 12, 2024 Loading… updated Dec 12, 2024
[TableGen] Replace WantRoot/WantParent SDNode properties with flags backend:AArch64 backend:AMDGPU backend:ARM backend:m68k backend:NVPTX backend:PowerPC backend:X86 llvm:SelectionDAG SelectionDAGISel as well tablegen
#119599 by s-barannikov was merged Dec 11, 2024 Loading… updated Dec 11, 2024
Previous Next
ProTip! Type g p on any issue or pull request to go back to the pull request listing page.