- Notifications
You must be signed in to change notification settings - Fork 15.3k
Pull requests: llvm/llvm-project
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
[VPlan] Extract reverse operation for reverse accesses backend:PowerPC backend:RISC-V llvm:transforms vectorizers
#146525 opened Jul 1, 2025 by Mel-Chen Loading…
[clang] Support --sysroot= for ${arch}-windows-msvc targets backend:Hexagon backend:PowerPC backend:SystemZ clang:driver 'clang' and 'clang++' user-facing binaries. Not 'clang-cl' clang Clang issues not falling into any other category
#96417 opened Jun 23, 2024 by trcrsired Loading…
[VPlan] Delay adding canonical IV increment. backend:PowerPC backend:RISC-V llvm:transforms vectorizers
#82270 opened Feb 19, 2024 by fhahn Loading…
[AIX] Implement the ifunc attribute. backend:PowerPC clang:driver 'clang' and 'clang++' user-facing binaries. Not 'clang-cl' clang:frontend Language frontend issues, e.g. anything involving "Sema" clang Clang issues not falling into any other category compiler-rt:builtins compiler-rt llvm:codegen llvm:ir llvm:transforms
#153049 opened Aug 11, 2025 by w2yehia Loading…
[LLVM] Slay undead copysign code backend:PowerPC backend:SystemZ backend:WebAssembly llvm:ir llvm:SelectionDAG SelectionDAGISel as well
#111269 opened Oct 6, 2024 by workingjubilee Loading…
[InferAlignment] Enhance alignment propagation for and(ptrtoint, const) pattern. backend:AMDGPU backend:PowerPC backend:RISC-V backend:SystemZ clang Clang issues not falling into any other category coroutines C++20 coroutines llvm:analysis Includes value tracking, cost tables and constant folding llvm:globalisel llvm:instcombine Covers the InstCombine, InstSimplify and AggressiveInstCombine passes llvm:transforms
#166935 opened Nov 7, 2025 by egorshamshura Loading…
[TRI] Remove reserved registers in getRegPressureSetLimit backend:AMDGPU backend:ARM backend:loongarch backend:NVPTX backend:PowerPC backend:X86 llvm:globalisel llvm:regalloc llvm:transforms tablegen
#118787 opened Dec 5, 2024 by wangpc-pp Loading…
[CodeGen][NewPM] Port
AsmPrinter to new pass manager backend:AMDGPU backend:NVPTX backend:PowerPC backend:X86 llvm:codegen #99320 opened Jul 17, 2024 by paperchalice Loading…
[PowerPC] Optimize not equal compares against zero vectors backend:PowerPC
#150422 opened Jul 24, 2025 by Himadhith Loading…
[Sanitizers] the access size (8 bytes) exceeds the max lock-free size (4 bytes) for 32-bit backend:PowerPC clang:driver 'clang' and 'clang++' user-facing binaries. Not 'clang-cl' clang Clang issues not falling into any other category compiler-rt:sanitizer compiler-rt
#125388 opened Feb 2, 2025 by honeygoyal Loading…
[CodeGen] expand-fp: Change frem expansion criterion backend:AArch64 backend:AMDGPU backend:ARM backend:CSKY backend:Hexagon backend:loongarch backend:MIPS backend:PowerPC backend:RISC-V backend:SystemZ backend:VE backend:WebAssembly backend:X86 backend:Xtensa llvm:codegen
#158285 opened Sep 12, 2025 by frederik-h Loading…
[VPlan] Use VPInstruction for uniform binops. backend:PowerPC backend:RISC-V llvm:transforms vectorizers
#141429 opened May 25, 2025 by fhahn Loading…
[RegisterCoalescer] Improve register allocation for return values by limiting rematerialization backend:AArch64 backend:AMDGPU backend:ARM backend:loongarch backend:MIPS backend:PowerPC backend:RISC-V backend:X86 clang Clang issues not falling into any other category debuginfo llvm:codegen llvm:regalloc
#163047 opened Oct 12, 2025 by rez5427 Loading…
[SCEV] Introduce SCEVUse, use it instead of const SCEV * (NFCI) (WIP). backend:ARM backend:PowerPC llvm:analysis Includes value tracking, cost tables and constant folding llvm:transforms vectorizers
#91961 opened May 13, 2024 by fhahn Loading…
[llvm][test] Fix filecheck annotation typos [1/n] backend:AArch64 backend:AMDGPU backend:ARM backend:Hexagon backend:loongarch backend:m68k backend:NVPTX backend:PowerPC backend:SPIR-V backend:SystemZ backend:WebAssembly backend:X86 coroutines C++20 coroutines debuginfo llvm:analysis Includes value tracking, cost tables and constant folding llvm:binary-utilities llvm:instcombine Covers the InstCombine, InstSimplify and AggressiveInstCombine passes llvm:mc Machine (object) code llvm:transforms PGO Profile Guided Optimizations
#93673 opened May 29, 2024 by klensy Loading…
[LoopStrengthReduce] Mitigation of issues introduced by compilation time optimization in SolveRecurse. backend:AArch64 backend:AMDGPU backend:ARM backend:NVPTX backend:PowerPC backend:RISC-V backend:WebAssembly backend:X86 llvm:transforms slow-compile
#147588 opened Jul 8, 2025 by SergeyShch01 Loading…
Clang tooling generated visibility macros for Clang backend:AArch64 backend:AMDGPU backend:ARM backend:Hexagon backend:loongarch backend:PowerPC backend:RISC-V backend:SystemZ backend:WebAssembly backend:X86 clang:analysis clang:codegen IR generation bugs: mangling, exceptions, etc. clang:dataflow Clang Dataflow Analysis framework - https://clang.llvm.org/docs/DataFlowAnalysisIntro.html clang:frontend Language frontend issues, e.g. anything involving "Sema" clang:modules C++20 modules and Clang Header Modules clang:openmp OpenMP related changes to Clang clang:static analyzer clang Clang issues not falling into any other category clang-format ClangIR Anything related to the ClangIR project HLSL HLSL Language Support xray
#109702 opened Sep 23, 2024 by fsfod Loading…
[llvm] Change IR generation bugs: mangling, exceptions, etc. clang Clang issues not falling into any other category llvm:adt llvm:analysis Includes value tracking, cost tables and constant folding llvm:ir llvm:SelectionDAG SelectionDAGISel as well llvm:support
fp128 lowering to use f128 functions by default backend:AArch64 backend:ARM backend:Hexagon backend:MIPS backend:PowerPC backend:SystemZ backend:WebAssembly backend:X86 clang:codegen #76558 opened Dec 29, 2023 by tgross35 Loading…
[IR][AsmParser] Revamp how floating-point literals work in LLVM IR. backend:AArch64 backend:AMDGPU backend:ARM backend:DirectX backend:Hexagon backend:loongarch backend:NVPTX backend:PowerPC backend:RISC-V backend:SPIR-V backend:SystemZ backend:WebAssembly backend:X86 clang:openmp OpenMP related changes to Clang clang Clang issues not falling into any other category debuginfo HLSL HLSL Language Support llvm:adt llvm:analysis Includes value tracking, cost tables and constant folding llvm:globalisel llvm:instcombine Covers the InstCombine, InstSimplify and AggressiveInstCombine passes llvm:ir llvm:support llvm:transforms
#121838 opened Jan 6, 2025 by jcranmer-intel Loading…
AMDGPU: Drop and upgrade llvm.amdgcn.atomic.csub/cond.sub to atomicrmw backend:AArch64 backend:AMDGPU backend:ARM backend:Hexagon backend:loongarch backend:PowerPC backend:RISC-V backend:WebAssembly backend:X86 clang:openmp OpenMP related changes to Clang flang:openmp llvm:analysis Includes value tracking, cost tables and constant folding llvm:globalisel llvm:ir llvm:SelectionDAG SelectionDAGISel as well llvm:support llvm:transforms mlir:llvm mlir
#105553 opened Aug 21, 2024 by anjenner Loading…
[clang] Implement address sanitizer on AIX backend:PowerPC clang:codegen IR generation bugs: mangling, exceptions, etc. clang:driver 'clang' and 'clang++' user-facing binaries. Not 'clang-cl' clang:frontend Language frontend issues, e.g. anything involving "Sema" clang Clang issues not falling into any other category
#129925 opened Mar 5, 2025 by jakeegan Loading…
[SelectionDAG] Fold (icmp eq/ne (shift X, C), 0) -> (icmp eq/ne X, 0) backend:ARM backend:PowerPC llvm:SelectionDAG SelectionDAGISel as well
#88801 opened Apr 15, 2024 by bjope Loading…
[clang] Improve diagnostics for constraints of inline asm (NFC) backend:AArch64 backend:AMDGPU backend:ARM backend:DirectX backend:loongarch backend:m68k backend:MSP430 backend:PowerPC backend:RISC-V backend:Sparc backend:SystemZ backend:WebAssembly clang:codegen IR generation bugs: mangling, exceptions, etc. clang:frontend Language frontend issues, e.g. anything involving "Sema" clang Clang issues not falling into any other category
#96363 opened Jun 21, 2024 by e-kud Loading…
[llvm][test] Fix filecheck annotation typos [1.5/n] backend:AArch64 backend:ARM backend:Hexagon backend:loongarch backend:m68k backend:NVPTX backend:PowerPC backend:SPIR-V backend:SystemZ backend:WebAssembly backend:X86 coroutines C++20 coroutines debuginfo llvm:analysis Includes value tracking, cost tables and constant folding llvm:binary-utilities llvm:instcombine Covers the InstCombine, InstSimplify and AggressiveInstCombine passes llvm:mc Machine (object) code llvm:transforms PGO Profile Guided Optimizations
#94857 opened Jun 8, 2024 by klensy Loading…
Previous Next
ProTip! Updated in the last three days: updated:>2025-11-28.