- Notifications
You must be signed in to change notification settings - Fork 15.3k
Pull requests: llvm/llvm-project
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
[SPIRV] Use AMDGPU ABI for AMDGCN flavoured SPIRV backend:AMDGPU backend:SPIR-V clang:codegen IR generation bugs: mangling, exceptions, etc.
#169865 opened Nov 28, 2025 by AlexVlx Loading…
[SPIRV] Error for zero-length arrays if not a shader backend:SPIR-V
#169732 opened Nov 26, 2025 by sarnex Loading…
[SPIR-V] Move ASSIGN_TYPE generation to PostLegalizer backend:SPIR-V
#169696 opened Nov 26, 2025 by s-perron Loading…
[SPIRV] Add legalization for long vectors backend:SPIR-V llvm:globalisel
#169665 opened Nov 26, 2025 by s-perron Loading…
[SPIRV] Addition of extension SPV_KHR_non_semantic_info and SPV_KHR_relaxed_extended_instruction backend:SPIR-V
#169643 opened Nov 26, 2025 by aadeshps-mcw Loading…
[SPIRV] Add support for pointers to functions with aggregate args/returns as global variables / constant initialisers backend:SPIR-V
#169595 opened Nov 26, 2025 by AlexVlx Loading…
[clang][Driver][SPIR-V] Allow linking IR using llvm-link backend:SPIR-V clang:driver 'clang' and 'clang++' user-facing binaries. Not 'clang-cl' clang Clang issues not falling into any other category
#169572 opened Nov 25, 2025 by sarnex Loading…
[HLSL][SPIR-V] Implement vk::location for inputs backend:SPIR-V clang:codegen IR generation bugs: mangling, exceptions, etc. clang:frontend Language frontend issues, e.g. anything involving "Sema" HLSL HLSL Language Support
#169479 opened Nov 25, 2025 by Keenuts Loading…
[SPIR-V] [HLSL] Add CheckAccessFullyMapped HLSL function. backend:SPIR-V backend:X86 clang:codegen IR generation bugs: mangling, exceptions, etc. clang:frontend Language frontend issues, e.g. anything involving "Sema" clang:headers Headers provided by Clang, e.g. for intrinsics HLSL HLSL Language Support llvm:ir
[LowerMemIntrinsics] Optimize memset lowering backend:AMDGPU backend:NVPTX backend:SPIR-V llvm:codegen llvm:globalisel llvm:transforms
#169040 opened Nov 21, 2025 by ritter-x2a Loading…
[HLSL] Implement ddx and ddy HLSL intrinsics backend:SPIR-V backend:X86 clang:codegen IR generation bugs: mangling, exceptions, etc. clang:frontend Language frontend issues, e.g. anything involving "Sema" clang:headers Headers provided by Clang, e.g. for intrinsics HLSL HLSL Language Support llvm:ir
#168887 opened Nov 20, 2025 by Alexander-Johnston Loading…
[HLSL] Implement ddx/ddy_fine intrinsics backend:DirectX backend:SPIR-V backend:X86 clang:codegen IR generation bugs: mangling, exceptions, etc. clang:frontend Language frontend issues, e.g. anything involving "Sema" clang:headers Headers provided by Clang, e.g. for intrinsics HLSL HLSL Language Support llvm:ir
#168874 opened Nov 20, 2025 by Alexander-Johnston Loading…
[HLSL][SPIR-V] Add support for SV_Target semantic backend:SPIR-V clang:codegen IR generation bugs: mangling, exceptions, etc. clang:frontend Language frontend issues, e.g. anything involving "Sema" HLSL HLSL Language Support
#168743 opened Nov 19, 2025 by Keenuts Loading…
CodeGen: Add LibcallLoweringInfo analysis pass backend:AArch64 backend:AMDGPU backend:loongarch backend:PowerPC backend:RISC-V backend:SPIR-V backend:X86 clang:codegen IR generation bugs: mangling, exceptions, etc. clang Clang issues not falling into any other category llvm:analysis Includes value tracking, cost tables and constant folding llvm:codegen llvm:transforms
#168622 opened Nov 18, 2025 by arsenm Loading…
[SPIRV] Add support for CodeSectionINTEL storage class in legalizer backend:SPIR-V llvm:globalisel
#167961 opened Nov 13, 2025 by sarnex Loading…
[HLSL][DXIL][SPIRV] WavePrefixSum intrinsic support backend:DirectX backend:SPIR-V backend:X86 clang:codegen IR generation bugs: mangling, exceptions, etc. clang:frontend Language frontend issues, e.g. anything involving "Sema" clang:headers Headers provided by Clang, e.g. for intrinsics clang Clang issues not falling into any other category HLSL HLSL Language Support llvm:ir
#167946 opened Nov 13, 2025 by kcloudy0717 Loading…
12 tasks done
[HLSL][SPIR-V] Implement vk::push_constant backend:AArch64 backend:AMDGPU backend:DirectX backend:SPIR-V backend:SystemZ backend:WebAssembly clang:codegen IR generation bugs: mangling, exceptions, etc. clang:frontend Language frontend issues, e.g. anything involving "Sema" clang Clang issues not falling into any other category HLSL HLSL Language Support
#166793 opened Nov 6, 2025 by Keenuts Loading…
[CodeGen][PreISelIntrinsicLowering] Add VP-based lowering for memcpy/memmove/memset backend:NVPTX backend:RISC-V backend:SPIR-V llvm:analysis Includes value tracking, cost tables and constant folding llvm:codegen llvm:transforms
#165585 opened Oct 29, 2025 by dadra-oc Loading…
[HLSL][DXIL][SPIRV] Added WaveActiveBitOr HLSL intrinsic backend:DirectX backend:SPIR-V backend:X86 clang:codegen IR generation bugs: mangling, exceptions, etc. clang:frontend Language frontend issues, e.g. anything involving "Sema" clang:headers Headers provided by Clang, e.g. for intrinsics clang Clang issues not falling into any other category HLSL HLSL Language Support llvm:ir
#165156 opened Oct 26, 2025 by KungFuDonkey Loading…
12 tasks done
[HLSL][DXIL][SPRIV] Added WaveActiveProduct intrinsic #164385 backend:DirectX backend:SPIR-V backend:X86 clang:codegen IR generation bugs: mangling, exceptions, etc. clang:frontend Language frontend issues, e.g. anything involving "Sema" clang:headers Headers provided by Clang, e.g. for intrinsics clang Clang issues not falling into any other category HLSL HLSL Language Support llvm:ir
#165109 opened Oct 25, 2025 by KungFuDonkey Loading…
12 tasks done
[SPIRV] Add shadow function when only global variable declared in the module backend:SPIR-V
#164829 opened Oct 23, 2025 by YixingZhang007 • Draft
[RFC][SPIR-V] Add intrinsics to convert to/from ap.float backend:SPIR-V llvm:globalisel llvm:ir
#164252 opened Oct 20, 2025 by MrSidims Loading…
[SPIRV] fix
alloca -> OpVariable lowering backend:SPIR-V #164175 opened Oct 19, 2025 by simeonschaub Loading…
[SPIRV] Add support for arbitrary-precision integers larger than 64 bits in SPIR-V backend backend:SPIR-V
#161270 opened Sep 29, 2025 by YixingZhang007 • Draft
Previous Next
ProTip! Type g p on any issue or pull request to go back to the pull request listing page.