- Notifications
You must be signed in to change notification settings - Fork 15.3k
Pull requests: llvm/llvm-project
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
[clang] Better bitfield access units backend:AArch64 backend:ARM backend:loongarch backend:PowerPC backend:SystemZ backend:WebAssembly clang:codegen IR generation bugs: mangling, exceptions, etc. clang:frontend Language frontend issues, e.g. anything involving "Sema" clang:openmp OpenMP related changes to Clang clang Clang issues not falling into any other category
#65742 by urnathan was closed Mar 29, 2024 Loading…
Ensure NoTrapAfterNoreturn is false for the wasm backend backend:WebAssembly lld:wasm lld llvm:mc Machine (object) code
#65876 by majaha was merged Oct 5, 2023 Loading…
[MachineBasicBlock] Fix use after free in SplitCriticalEdge backend:AArch64 backend:AMDGPU backend:ARM backend:loongarch backend:m68k backend:MSP430 backend:PowerPC backend:RISC-V backend:Sparc backend:WebAssembly backend:X86
#66188 by perlfu was closed Oct 11, 2023 Loading…
reland [InlineAsm] wrap ConstraintCode in enum class NFC backend:AArch64 backend:ARM backend:loongarch backend:m68k backend:MSP430 backend:RISC-V backend:Sparc backend:WebAssembly backend:X86 llvm:globalisel llvm:ir llvm:SelectionDAG SelectionDAGISel as well
#66264 by nickdesaulniers was merged Sep 13, 2023 Loading…
[NFC][CodeGen] Change CodeGenOpt::Level/CodeGenFileType into enum classes backend:AArch64 backend:AMDGPU backend:ARM backend:DirectX backend:loongarch backend:m68k backend:MSP430 backend:RISC-V backend:Sparc backend:WebAssembly backend:X86 clang:codegen IR generation bugs: mangling, exceptions, etc. clang:frontend Language frontend issues, e.g. anything involving "Sema" clang Clang issues not falling into any other category debuginfo flang:driver flang:openmp flang Flang issues not falling into any other category libc++abi libc++abi C++ Runtime Library. Not libc++. lld:COFF lld:ELF lld:MachO lld:wasm lld lldb llvm:globalisel llvm:SelectionDAG SelectionDAGISel as well LTO Link time optimization (regular/full LTO or ThinLTO) mlir:core MLIR Core Infrastructure mlir:execution-engine mlir:gpu mlir:llvm mlir platform:windows tools:llvm-exegesis
#66295 by aeubanks was merged Sep 14, 2023 Loading…
[DAG] Generalize setcc(setcc) fold to use known bits. backend:AArch64 backend:WebAssembly backend:X86 llvm:SelectionDAG SelectionDAGISel as well
#66503 by davemgreen was closed Jun 3, 2024 Loading…
[WebAssembly] Allow absolute symbols in the linking section (symbol table) backend:WebAssembly lld:wasm lld llvm:binary-utilities objectyaml
#67493 by sbc100 was merged Oct 3, 2023 Loading…
[WebAssembly] Add path to PIC mode for wasm tables backend:WebAssembly llvm:mc Machine (object) code
#67545 by pmatos was merged Oct 3, 2023 Loading…
add: hidden option to disable slow wasm pass backend:WebAssembly
#67715 by ajbt200128 was merged Oct 18, 2023 Loading…
[WebAssembly] Define local sp if
llvm.stacksave is used backend:WebAssembly #68133 by kateinoigakukun was merged Oct 3, 2023 Loading…
[SelectionDAG][WebAssembly] Tidy up around endianess and isConstantSplat backend:WebAssembly llvm:ir llvm:SelectionDAG SelectionDAGISel as well
#68212 by bjope was merged Oct 16, 2023 Loading…
[WebAssembly] Add exp10 libcall signatures backend:WebAssembly
#69661 by ashleynh was merged Oct 20, 2023 Loading…
Fix comment in wasm unreachable test backend:WebAssembly
#70340 by majaha was merged Oct 26, 2023 Loading…
[CodeGen] Update for scalable MemoryType in MMO backend:AArch64 backend:AMDGPU backend:ARM backend:PowerPC backend:RISC-V backend:SystemZ backend:WebAssembly backend:X86 debuginfo llvm:analysis Includes value tracking, cost tables and constant folding llvm:globalisel llvm:SelectionDAG SelectionDAGISel as well llvm:transforms
#70452 by harviniriawan was merged Mar 23, 2024 Loading…
[LLVM][DWARF] Add support for monolithic types in .debug_names backend:WebAssembly debuginfo llvm:mc Machine (object) code
#70515 by ayermolo was merged Nov 18, 2023 Loading…
[IR] Remove zext and sext constant expressions backend:AArch64 backend:AMDGPU backend:ARM backend:WebAssembly backend:X86 llvm:analysis Includes value tracking, cost tables and constant folding llvm:globalisel llvm:ir llvm:transforms
#71040 by nikic was merged Nov 3, 2023 Loading…
[CodeGen] Port AtomicExpand to new Pass Manager backend:AArch64 backend:AMDGPU backend:ARM backend:loongarch backend:m68k backend:MSP430 backend:PowerPC backend:RISC-V backend:Sparc backend:SystemZ backend:WebAssembly backend:X86 clang Clang issues not falling into any other category llvm:transforms
#71220 by Ris-Bali was merged Feb 25, 2024 Loading…
[llvm][WebAssembly] mark BR_TABLE as isIndirectBranch backend:WebAssembly
#72755 by xujuntwt95329 was closed Nov 25, 2023 Loading…
[llvm][TypeSize] Fix addition/subtraction in TypeSize. backend:AArch64 backend:AMDGPU backend:ARM backend:DirectX backend:RISC-V backend:WebAssembly backend:X86 clang:codegen IR generation bugs: mangling, exceptions, etc. clang Clang issues not falling into any other category coroutines C++20 coroutines debuginfo llvm:analysis Includes value tracking, cost tables and constant folding llvm:globalisel llvm:ir llvm:SelectionDAG SelectionDAGISel as well llvm:support llvm:transforms mlir:llvm mlir
#72979 by sdesmalen-arm was merged Nov 22, 2023 Loading…
[llvm][TypeSize] Consider TypeSize of '0' to be fixed/scalable-agnostic. backend:AArch64 backend:AMDGPU backend:ARM backend:DirectX backend:RISC-V backend:WebAssembly backend:X86 clang:codegen IR generation bugs: mangling, exceptions, etc. clang Clang issues not falling into any other category coroutines C++20 coroutines debuginfo llvm:analysis Includes value tracking, cost tables and constant folding llvm:globalisel llvm:ir llvm:SelectionDAG SelectionDAGISel as well llvm:support llvm:transforms mlir:llvm mlir
#72994 by sdesmalen-arm was merged Nov 27, 2023 Loading…
[CodeGen] Port WinEHPrepare to new pass manager backend:WebAssembly llvm:ir
#74233 by paperchalice was merged Dec 4, 2023 Loading…
[CodeGen] Port WasmEHPrepare to new pass manager backend:WebAssembly
#74435 by paperchalice was merged Dec 6, 2023 Loading…
[LLVM][DWARF] Add compilation directory and dwo name to TU in dwo section backend:WebAssembly backend:X86 debuginfo
#74909 by ayermolo was merged Dec 12, 2023 Loading…
[llvm] Use StringRef::{starts,ends}_with (NFC) backend:AArch64 backend:AMDGPU backend:ARM backend:loongarch backend:RISC-V backend:WebAssembly backend:X86 debuginfo llvm:analysis Includes value tracking, cost tables and constant folding llvm:binary-utilities llvm:ir llvm:mc Machine (object) code llvm:support llvm:transforms LTO Link time optimization (regular/full LTO or ThinLTO) objectyaml PGO Profile Guided Optimizations testing-tools tools:llvm-exegesis
#74956 by kazutakahirata was merged Dec 12, 2023 Loading…
[CodeGen] Port
SjLjEHPrepare to new pass manager backend:ARM backend:WebAssembly #75023 by paperchalice was merged Dec 12, 2023 Loading…
Previous Next
ProTip! Updated in the last three days: updated:>2025-11-28.