- Notifications
You must be signed in to change notification settings - Fork 15.3k
Pull requests: llvm/llvm-project
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
[CodeGen] Really renumber slot indexes before register allocation backend:AArch64 backend:AMDGPU backend:ARM backend:AVR backend:CSKY backend:Hexagon backend:MIPS backend:MSP430 backend:PowerPC backend:RISC-V backend:Sparc backend:SystemZ backend:VE backend:X86 llvm:globalisel llvm:transforms
#67038 by jayfoad was merged Oct 9, 2023 Loading… updated Oct 9, 2023
[MachineBasicBlock] Fix use after free in SplitCriticalEdge backend:AArch64 backend:AMDGPU backend:ARM backend:loongarch backend:m68k backend:MSP430 backend:PowerPC backend:RISC-V backend:Sparc backend:WebAssembly backend:X86
#66188 by perlfu was closed Oct 11, 2023 Loading… updated Oct 11, 2023
[PowerPC] Fix use of FPSCR builtins in smmintrin.h backend:PowerPC backend:X86 clang:codegen IR generation bugs: mangling, exceptions, etc. clang:frontend Language frontend issues, e.g. anything involving "Sema" clang:headers Headers provided by Clang, e.g. for intrinsics clang Clang issues not falling into any other category
#67299 by ecnelises was merged Oct 26, 2023 Loading… updated Oct 26, 2023
[XCOFF][obj2yaml] support parsing auxiliary symbols for XCOFF backend:PowerPC llvm:binary-utilities objectyaml platform:aix
#70642 by EsmeYi was merged Dec 7, 2023 Loading… updated Dec 7, 2023
[PowerPC] Fix shuffle combine with undef elements backend:PowerPC
#77787 by nikic was merged Jan 15, 2024 Loading… updated Jan 15, 2024
[PowerPC] Remove HTM instruction from P10 SchedModel backend:PowerPC
#69579 by ecnelises was merged Oct 20, 2023 Loading… updated Jan 18, 2024
[AIX] Lower intrinsic __builtin_cpu_is into AIX platform-specific code. backend:PowerPC clang:codegen IR generation bugs: mangling, exceptions, etc. clang:frontend Language frontend issues, e.g. anything involving "Sema" clang Clang issues not falling into any other category
#80069 by diggerlin was merged Feb 22, 2024 Loading… updated Feb 22, 2024
[CodeGen] Port AtomicExpand to new Pass Manager backend:AArch64 backend:AMDGPU backend:ARM backend:loongarch backend:m68k backend:MSP430 backend:PowerPC backend:RISC-V backend:Sparc backend:SystemZ backend:WebAssembly backend:X86 clang Clang issues not falling into any other category llvm:transforms
#71220 by Ris-Bali was merged Feb 25, 2024 Loading… updated Feb 25, 2024
[PowerPC] Check value uses in ValueBit tracking backend:PowerPC
#66040 by ecnelises was closed Feb 26, 2024 Loading… updated Feb 26, 2024
[NFC] Remove trailing whitespace across all non-test related files backend:AArch64 backend:AMDGPU backend:ARM backend:DirectX backend:m68k backend:MSP430 backend:PowerPC backend:RISC-V backend:SPIR-V backend:SystemZ backend:WebAssembly backend:X86 clang:static analyzer clang Clang issues not falling into any other category clang-tidy clang-tools-extra clangd cmake Build system in general and CMake in particular compiler-rt:asan Address sanitizer compiler-rt:builtins compiler-rt:sanitizer compiler-rt:tsan Thread sanitizer compiler-rt coroutines C++20 coroutines debuginfo flang:fir-hlfir flang:openmp flang Flang issues not falling into any other category github:workflow HLSL HLSL Language Support libc++ libc++ C++ Standard Library. Not GNU libstdc++. Not libc++abi. lld:COFF lld:ELF lld:wasm lld lldb llvm:analysis Includes value tracking, cost tables and constant folding llvm:binary-utilities llvm:globalisel llvm:ir llvm:SelectionDAG SelectionDAGISel as well llvm:support llvm:transforms mlir:amdgpu mlir:arith mlir:core MLIR Core Infrastructure mlir:dlti mlir:emitc mlir:execution-engine mlir:gpu mlir:irdl mlir:linalg mlir:llvm mlir:memref mlir:nvgpu mlir:ods mlir:openacc mlir:openmp mlir:pdl mlir:python MLIR Python bindings mlir:scf mlir:spirv mlir:tensor mlir:tosa mlir openacc openmp:libomp OpenMP host runtime openmp:libomptarget OpenMP offload runtime PGO Profile Guided Optimizations platform:windows testing-tools tools:llvm-mca xray
#82838 by AZero13 was closed Feb 23, 2024 Loading… updated Feb 26, 2024
[LV] Remove unused configuration option backend:PowerPC llvm:transforms vectorizers
#82955 by nilanjana87 was merged Feb 28, 2024 Loading… updated Feb 28, 2024
[PowerPC] provide CFI for ELF32 to unwind cr2, cr3, cr4 backend:PowerPC
#83098 by kernigh was merged Mar 3, 2024 Loading… updated Mar 3, 2024
[PowerPC] Add intrinsics for rldimi/rlwimi/rlwnm backend:PowerPC clang:codegen IR generation bugs: mangling, exceptions, etc. clang Clang issues not falling into any other category llvm:ir
#82968 by ecnelises was merged Mar 4, 2024 Loading… updated Mar 4, 2024
[RFC] implement convergence control in MIR using SelectionDAG backend:AArch64 backend:AMDGPU backend:ARM backend:PowerPC backend:RISC-V backend:Sparc llvm:adt llvm:ir llvm:SelectionDAG SelectionDAGISel as well llvm:support
#71785 by ssahasra was merged Feb 21, 2024 Loading… updated Mar 4, 2024
[Codegen] Make Width in getMemOperandsWithOffsetWidth a LocationSize. backend:AArch64 backend:AMDGPU backend:PowerPC backend:RISC-V backend:X86
#83875 by davemgreen was merged Mar 6, 2024 Loading… updated Mar 6, 2024
Convert many LivePhysRegs uses to LiveRegUnits backend:AArch64 backend:AMDGPU backend:ARM backend:m68k backend:PowerPC backend:SystemZ backend:X86
#83905 by AZero13 was merged Mar 6, 2024 Loading… updated Mar 7, 2024
[SelectionDAG] Switch to LiveRegUnits backend:AArch64 backend:AMDGPU backend:ARM backend:PowerPC
#84197 by AZero13 was merged Mar 11, 2024 Loading… updated Mar 11, 2024
[PowerPC][NFC] Rename ADDItocL to match the 64-bit naming convention backend:PowerPC
#85099 by syzaara was merged Mar 13, 2024 Loading… updated Mar 13, 2024
[AIX][TOC] Fix buildbot failures from commit b4ae8df backend:PowerPC
#85303 by syzaara was merged Mar 14, 2024 Loading… updated Mar 14, 2024
[CodeGen] Use LocationSize for MMO getSize backend:AArch64 backend:AMDGPU backend:ARM backend:PowerPC backend:RISC-V backend:SystemZ backend:X86 debuginfo llvm:analysis Includes value tracking, cost tables and constant folding llvm:globalisel llvm:SelectionDAG SelectionDAGISel as well
#84751 by davemgreen was merged Mar 17, 2024 Loading… updated Mar 17, 2024
[CodeGenPrepare] Reverse the canonicalization of isInf/isNanOrInf backend:AArch64 backend:AMDGPU backend:PowerPC llvm:transforms
#81572 by dtcxzyw was merged Mar 18, 2024 Loading… updated Mar 18, 2024
[PowerPC] Update chain uses when emitting lxsizx backend:PowerPC
#84892 by ecnelises was merged Mar 18, 2024 Loading… updated Mar 18, 2024
[PowerPC] Fix behavior of rldimi/rlwimi/rlwnm builtins backend:PowerPC clang:frontend Language frontend issues, e.g. anything involving "Sema" clang Clang issues not falling into any other category
#85040 by ecnelises was merged Mar 18, 2024 Loading… updated Mar 18, 2024
[NFC][RemoveDIs] Use iterators for insertion at various call-sites backend:AArch64 backend:AMDGPU backend:ARM backend:PowerPC backend:RISC-V backend:WebAssembly backend:X86 debuginfo llvm:analysis Includes value tracking, cost tables and constant folding
#84736 by jmorse was merged Mar 19, 2024 Loading… updated Mar 19, 2024
[MC] Make Machine (object) code
MCParsedAsmOperand::getReg() return MCRegister backend:AArch64 backend:AMDGPU backend:ARM backend:loongarch backend:m68k backend:MSP430 backend:PowerPC backend:RISC-V backend:Sparc backend:SystemZ backend:WebAssembly backend:X86 llvm:mc #86444 by s-barannikov was merged Mar 25, 2024 Loading… updated Mar 25, 2024
Previous Next
ProTip! Type g p on any issue or pull request to go back to the pull request listing page.