Skip to content

Pull requests: llvm/llvm-project

New pull request New
Clear current search query, filters, and sorts
48 Open 470 Closed
48 Open 470 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[GISel][Inlineasm] Support inlineasm i/s constraint for symbols backend:AArch64 llvm:globalisel
#170094 opened Dec 1, 2025 by KRM7 Loading…
6
[RISCV] Sources of vmerge shouldn't overlap V0 backend:RISC-V llvm:globalisel
#170070 opened Dec 1, 2025 by wangpc-pp Loading…
1
11
[AMDGPU][InsertWaitCnts] Optimize loadcnt insertion at function boundaries backend:AMDGPU llvm:globalisel
#169647 opened Nov 26, 2025 by PankajDwivedi-25 Loading…
8
[AMDGPU] Enabled machine scheduler option amdgpu-use-amdgpu-trackers. backend:AMDGPU llvm:globalisel
#169187 opened Nov 22, 2025 by dhruvachak Loading…
4
Use register pair for PC spill backend:AMDGPU llvm:globalisel
#169098 opened Nov 21, 2025 by slinder1 Loading…
6
[LowerMemIntrinsics] Optimize memset lowering backend:AMDGPU backend:NVPTX backend:SPIR-V llvm:codegen llvm:globalisel llvm:transforms
#169040 opened Nov 21, 2025 by ritter-x2a Loading…
6
[SPIRV] Add support for CodeSectionINTEL storage class in legalizer backend:SPIR-V llvm:globalisel
#167961 opened Nov 13, 2025 by sarnex Loading…
25
[AMDGPU] Allow negative offsets in scratch instructions backend:AMDGPU llvm:codegen llvm:globalisel
#166979 opened Nov 7, 2025 by gandhi56 Loading…
1
@gandhi56
22
[X86][GlobalIsel] Reland G_ISFPCLASS backend:X86 llvm:globalisel
#165848 opened Oct 31, 2025 by mahesh-attarde Loading…
3
[X86] Remove LOW32_ADDR_ACCESS_RBP RegisterClass backend:X86 llvm:globalisel mlgo
#165018 opened Oct 24, 2025 by jiang1997 Loading…
1
15
[AMDGPU] Implement CFI for CSR spills backend:AMDGPU llvm:globalisel
#164724 opened Oct 22, 2025 by slinder1 Loading…
@jmorse @adrian-prantl
@SLTozer @epilk @OCHyams @kzhuravl
12
[AMDGPU] Emit entry function Dwarf CFI backend:AMDGPU clang:driver 'clang' and 'clang++' user-facing binaries. Not 'clang-cl' clang Clang issues not falling into any other category llvm:globalisel
#164722 opened Oct 22, 2025 by slinder1 Loading…
@jmorse @adrian-prantl
@SLTozer @epilk @OCHyams @kzhuravl
10
[AMDGPU] Enable sinking of free vector ops that will be folded into their uses backend:AMDGPU llvm:globalisel
#162580 opened Oct 9, 2025 by doru1004 Loading…
27
[RISCV] Enable (non trivial) remat for most scalar instructions backend:RISC-V llvm:globalisel
#162311 opened Oct 7, 2025 by preames Loading…
9
AMDGPU: Select VGPR MFMAs by default backend:AMDGPU llvm:globalisel
#159493 opened Sep 18, 2025 by arsenm Loading…
7
[GlobalISel][LLT] Introduce FPInfo for LLT (Enable bfloat, ppc128float and others in GlobalISel) backend:AArch64 backend:AMDGPU llvm:codegen llvm:globalisel llvm:SelectionDAG SelectionDAGISel as well tablegen
#155107 opened Aug 23, 2025 by DenisGZM Loading…
83
[LSV] Merge contiguous chains across scalar types backend:AMDGPU llvm:globalisel llvm:instcombine Covers the InstCombine, InstSimplify and AggressiveInstCombine passes llvm:transforms vectorizers
#154069 opened Aug 18, 2025 by gandhi56 Loading…
1
@gandhi56
46
[AMDGPU] Add intrinsic-based optimization for rotate and funnel shift patterns backend:AMDGPU llvm:globalisel llvm:ir llvm:transforms
#153406 opened Aug 13, 2025 by aleksandar-amd Loading…
17
[WIP][AMDGPU][CopyPhysReg] Expand the COPY instructions using the encoded liveness mask. backend:AMDGPU llvm:codegen llvm:globalisel llvm:regalloc
#151124 opened Jul 29, 2025 by vg0204 Loading…
@vg0204
2
[GISel] Combine compare of bitfield extracts or'd together. backend:AMDGPU llvm:globalisel
#146055 opened Jun 27, 2025 by Pierre-vh Loading…
8
[AMDGPU] Optimize rotate instruction selection patterns backend:AMDGPU llvm:globalisel
#143551 opened Jun 10, 2025 by aleksandar-amd Loading…
20
[AArch64] Use ZIP1/2 over INS for vector concat backend:AArch64 llvm:globalisel
#142427 opened Jun 2, 2025 by Il-Capitano Loading…
7
[AMDGPU] Add BFX Formation Combines to RegBankCombiner backend:AMDGPU llvm:globalisel
#141590 opened May 27, 2025 by Pierre-vh Loading…
4
[IRTranslator] Handle ptrtoaddr backend:AMDGPU llvm:globalisel
#139601 opened May 12, 2025 by arichardson Loading…
16
[AMDGPU] Eliminate unnecessary packing in wider f16 vectors for sdwa/opsel-able instruction backend:AMDGPU llvm:globalisel
#137137 opened Apr 24, 2025 by vg0204 Loading…
@vg0204
73
ProTip! Type g i on any issue or pull request to go back to the issue listing page.