Skip to content

Pull requests: llvm/llvm-project

New pull request New
Clear current search query, filters, and sorts
11 Open 76 Closed
11 Open 76 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[RegisterCoalescer] Improve register allocation for return values by limiting rematerialization backend:AArch64 backend:AMDGPU backend:ARM backend:loongarch backend:MIPS backend:PowerPC backend:RISC-V backend:X86 clang Clang issues not falling into any other category debuginfo llvm:codegen llvm:regalloc
#163047 opened Oct 12, 2025 by rez5427 Loading…
32
[LLVM] Insert IMPLICIT_DEF for a register sequence if any operand is undef backend:AMDGPU llvm:codegen llvm:regalloc
#158000 opened Sep 11, 2025 by abhigargrepo Loading…
8
[WIP][AMDGPU][CopyPhysReg] Expand the COPY instructions using the encoded liveness mask. backend:AMDGPU llvm:codegen llvm:globalisel llvm:regalloc
#151124 opened Jul 29, 2025 by vg0204 Loading…
@vg0204
2
[AMDGPU]: Do not provide AGPR for AV if !mayNeedAGPRs backend:AMDGPU llvm:codegen llvm:regalloc
#151063 opened Jul 29, 2025 by jrbyrnes Loading…
6
[SystemZ] Add a SystemZ specific pre-RA scheduling strategy. backend:SystemZ llvm:codegen llvm:regalloc
#135076 opened Apr 9, 2025 by JonPsson1 Loading…
44
[WIP][CodeGen] Modifying MBB's liveins representation as into regUnits backend:AArch64 backend:AMDGPU backend:ARM backend:Hexagon backend:m68k backend:X86 llvm:codegen llvm:globalisel llvm:regalloc tools:llvm-exegesis
#129847 opened Mar 5, 2025 by vg0204 Loading…
@vg0204
79
[TableGen][GISel] Create untyped registers during instruction selection backend:AMDGPU llvm:globalisel llvm:regalloc tablegen
#121270 opened Dec 28, 2024 by s-barannikov Loading…
24
[TRI] Remove reserved registers in getRegPressureSetLimit backend:AMDGPU backend:ARM backend:loongarch backend:NVPTX backend:PowerPC backend:X86 llvm:globalisel llvm:regalloc llvm:transforms tablegen
#118787 opened Dec 5, 2024 by wangpc-pp Loading…
47
[AMDGPU] Change CF intrinsics lowering to reconverge on predecessors backend:AMDGPU clang Clang issues not falling into any other category llvm:analysis Includes value tracking, cost tables and constant folding llvm:globalisel llvm:ir llvm:regalloc
#108596 opened Sep 13, 2024 by alex-t Loading…
19
[MCP] Move dependencies if they block copy propagation backend:AArch64 backend:ARM backend:X86 llvm:globalisel llvm:regalloc
#105562 opened Aug 21, 2024 by spaits Loading…
36
Reapply inline spiller subranges backend:AMDGPU backend:X86 llvm:regalloc
#70194 opened Oct 25, 2023 by arsenm Loading…
2
ProTip! What’s not been updated in a month: updated:<2025-11-01.