- Notifications
You must be signed in to change notification settings - Fork 15.3k
Pull requests: llvm/llvm-project
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
Replace llvm.memcpy et al's i1 isVolatile with i8 VolFlags backend:AArch64 backend:AMDGPU backend:ARM backend:loongarch backend:MSP430 backend:RISC-V backend:Sparc backend:WebAssembly backend:X86 clang:codegen IR generation bugs: mangling, exceptions, etc. clang Clang issues not falling into any other category debuginfo flang:driver flang:fir-hlfir flang:openmp flang Flang issues not falling into any other category llvm:analysis Includes value tracking, cost tables and constant folding llvm:globalisel llvm:ir llvm:SelectionDAG SelectionDAGISel as well llvm:support llvm:transforms mlir:llvm mlir:spirv mlir PGO Profile Guided Optimizations
#65748 opened Sep 8, 2023 by urnathan Loading…
[ARM] Expose supportsTailCalls in ARMTargetTransformInfo backend:ARM coroutines C++20 coroutines llvm:transforms
#67932 opened Oct 1, 2023 by mincrmatt12 Loading…
[IR] Add intrinsics to represent complex multiply and divide operations backend:AArch64 backend:AMDGPU backend:ARM backend:loongarch backend:X86 llvm:ir llvm:SelectionDAG SelectionDAGISel as well
#68742 opened Oct 10, 2023 by jcranmer-intel Loading…
[RFC] Introducing IR generation bugs: mangling, exceptions, etc. clang:dataflow Clang Dataflow Analysis framework - https://clang.llvm.org/docs/DataFlowAnalysisIntro.html clang:frontend Language frontend issues, e.g. anything involving "Sema" clang:static analyzer clang Clang issues not falling into any other category llvm:ir llvm:SelectionDAG SelectionDAGISel as well llvm:transforms
__builtin_consistent to generate AArch64 BC.cond … backend:AArch64 backend:ARM backend:loongarch backend:m68k backend:MSP430 backend:RISC-V backend:Sparc backend:SPIR-V backend:WebAssembly backend:X86 clang:analysis clang:codegen #72175 opened Nov 14, 2023 by ilinpv Loading…
[RISCV] Add macro fusions for Xiangshan backend:AArch64 backend:AMDGPU backend:ARM backend:RISC-V backend:X86 llvm:mc Machine (object) code
#72362 opened Nov 15, 2023 by wangpc-pp Loading…
[SimplifyCFG] Fold pairs of entries in multiple-entry phi backend:ARM llvm:transforms
#73674 opened Nov 28, 2023 by XChy Loading…
[Clang][ARM] support arm target attribute, and warning for bad typo backend:AArch64 backend:ARM clang:frontend Language frontend issues, e.g. anything involving "Sema" clang Clang issues not falling into any other category
#74812 opened Dec 8, 2023 by hstk30-hw Loading…
[llvm] Change IR generation bugs: mangling, exceptions, etc. clang Clang issues not falling into any other category llvm:adt llvm:analysis Includes value tracking, cost tables and constant folding llvm:ir llvm:SelectionDAG SelectionDAGISel as well llvm:support
fp128 lowering to use f128 functions by default backend:AArch64 backend:ARM backend:Hexagon backend:MIPS backend:PowerPC backend:SystemZ backend:WebAssembly backend:X86 clang:codegen #76558 opened Dec 29, 2023 by tgross35 Loading…
Move ExpandMemCmp and MergeIcmp to the middle end backend:AArch64 backend:AMDGPU backend:ARM backend:loongarch backend:m68k backend:X86 llvm:transforms
#77370 opened Jan 8, 2024 by gbaraldi Loading…
[SimplifyCFG] Use hash map to continue hoisting the common instructions backend:ARM llvm:transforms
#78615 opened Jan 18, 2024 by RouzbehPaktinat Loading…
[ARM] Validate STREX instruction in the assembler backend:ARM llvm:mc Machine (object) code
#85074 opened Mar 13, 2024 by adamszilagyi Loading…
RFC: Implementing new mechanism for hard register operands to inline asm as a constraint. backend:AArch64 backend:ARM backend:RISC-V backend:SystemZ clang:codegen IR generation bugs: mangling, exceptions, etc. clang:frontend Language frontend issues, e.g. anything involving "Sema" clang Clang issues not falling into any other category
#85846 opened Mar 19, 2024 by tltao Loading…
[ARM] R11 not pushed adjacent to link register with PAC-M and AAPCS f… backend:ARM
#87491 opened Apr 3, 2024 by jwestwood921 Loading…
[DAG] Fold build_vector(build_pair()) patterns. backend:AMDGPU backend:ARM backend:RISC-V backend:X86 llvm:SelectionDAG SelectionDAGISel as well
[SelectionDAG] Fold (icmp eq/ne (shift X, C), 0) -> (icmp eq/ne X, 0) backend:ARM backend:PowerPC llvm:SelectionDAG SelectionDAGISel as well
#88801 opened Apr 15, 2024 by bjope Loading…
[arm] Support reserving r4 and r5 alongside r9 backend:ARM clang:driver 'clang' and 'clang++' user-facing binaries. Not 'clang-cl' clang Clang issues not falling into any other category
#89849 opened Apr 24, 2024 by benisxdxd Loading…
Test: Fix tests for normalization of triple XXX-none-ABI. NFC backend:ARM clang:driver 'clang' and 'clang++' user-facing binaries. Not 'clang-cl' clang Clang issues not falling into any other category lld:ELF lld llvm:transforms
[DAGCombiner] Set shift flags during visit. backend:AArch64 backend:AMDGPU backend:ARM backend:loongarch backend:PowerPC backend:RISC-V backend:SystemZ backend:WebAssembly backend:X86 llvm:SelectionDAG SelectionDAGISel as well
#91239 opened May 6, 2024 by goldsteinn • Draft
[SCEV] Introduce SCEVUse, use it instead of const SCEV * (NFCI) (WIP). backend:ARM backend:PowerPC llvm:analysis Includes value tracking, cost tables and constant folding llvm:transforms vectorizers
#91961 opened May 13, 2024 by fhahn Loading…
[SCEV] Add option to request use-specific SCEV for a GEP expr (WIP). backend:ARM llvm:analysis Includes value tracking, cost tables and constant folding llvm:transforms vectorizers
#91964 opened May 13, 2024 by fhahn Loading…
[SDAG] Drop select -> fmax/min folding in SelectionDAGBuilder backend:AArch64 backend:AMDGPU backend:ARM backend:PowerPC backend:SystemZ llvm:SelectionDAG SelectionDAGISel as well
#93575 opened May 28, 2024 by dtcxzyw Loading…
[llvm][test] Fix filecheck annotation typos [1/n] backend:AArch64 backend:AMDGPU backend:ARM backend:Hexagon backend:loongarch backend:m68k backend:NVPTX backend:PowerPC backend:SPIR-V backend:SystemZ backend:WebAssembly backend:X86 coroutines C++20 coroutines debuginfo llvm:analysis Includes value tracking, cost tables and constant folding llvm:binary-utilities llvm:instcombine Covers the InstCombine, InstSimplify and AggressiveInstCombine passes llvm:mc Machine (object) code llvm:transforms PGO Profile Guided Optimizations
#93673 opened May 29, 2024 by klensy Loading…
[llvm][test] Fix filecheck annotation typos [1.5/n] backend:AArch64 backend:ARM backend:Hexagon backend:loongarch backend:m68k backend:NVPTX backend:PowerPC backend:SPIR-V backend:SystemZ backend:WebAssembly backend:X86 coroutines C++20 coroutines debuginfo llvm:analysis Includes value tracking, cost tables and constant folding llvm:binary-utilities llvm:instcombine Covers the InstCombine, InstSimplify and AggressiveInstCombine passes llvm:mc Machine (object) code llvm:transforms PGO Profile Guided Optimizations
#94857 opened Jun 8, 2024 by klensy Loading…
[llvm][test] Fix filecheck annotation typos [2/n] backend:AArch64 backend:AMDGPU backend:ARM backend:loongarch backend:m68k backend:NVPTX backend:PowerPC backend:SPIR-V backend:SystemZ backend:WebAssembly backend:X86 coroutines C++20 coroutines debuginfo llvm:analysis Includes value tracking, cost tables and constant folding llvm:binary-utilities llvm:globalisel llvm:mc Machine (object) code llvm:transforms PGO Profile Guided Optimizations
#95433 opened Jun 13, 2024 by klensy Loading…
Previous Next
ProTip! Filter pull requests by the default branch with base:main.