- Notifications
You must be signed in to change notification settings - Fork 15.3k
Pull requests: llvm/llvm-project
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
Replace llvm.memcpy et al's i1 isVolatile with i8 VolFlags backend:AArch64 backend:AMDGPU backend:ARM backend:loongarch backend:MSP430 backend:RISC-V backend:Sparc backend:WebAssembly backend:X86 clang:codegen IR generation bugs: mangling, exceptions, etc. clang Clang issues not falling into any other category debuginfo flang:driver flang:fir-hlfir flang:openmp flang Flang issues not falling into any other category llvm:analysis Includes value tracking, cost tables and constant folding llvm:globalisel llvm:ir llvm:SelectionDAG SelectionDAGISel as well llvm:support llvm:transforms mlir:llvm mlir:spirv mlir PGO Profile Guided Optimizations
#65748 opened Sep 8, 2023 by urnathan Loading…
[AMDGPU]: Accept constant zero bytes in v_perm OrCombine backend:AMDGPU
#66533 opened Sep 15, 2023 by jrbyrnes Loading…
[SDag] Notify listeners when deleting a node backend:AMDGPU backend:X86 llvm:SelectionDAG SelectionDAGISel as well
#66991 opened Sep 21, 2023 by s-barannikov • Draft
[LoopUnroll] Penalize interior control flow backend:AMDGPU llvm:transforms
#67137 opened Sep 22, 2023 by nikic Loading…
[AMDGPU][MachineScheduler] Alternative way to control excess RP. backend:AMDGPU llvm:globalisel
#68004 opened Oct 2, 2023 by alex-t Loading…
[DiagnosticInfo] Output full file path instead of relative path backend:AMDGPU llvm:ir llvm:transforms
#68027 opened Oct 2, 2023 by CongzheUalberta Loading…
[AMDGPU][MISCHED] GCNBalancedSchedStrategy. backend:AMDGPU llvm:globalisel
#68229 opened Oct 4, 2023 by alex-t Loading…
[AMDGPU] Use 32-bit SGPR to save/restore of SCC backend:AMDGPU
#68367 opened Oct 5, 2023 by srpande Loading…
[IR] Add intrinsics to represent complex multiply and divide operations backend:AArch64 backend:AMDGPU backend:ARM backend:loongarch backend:X86 llvm:ir llvm:SelectionDAG SelectionDAGISel as well
#68742 opened Oct 10, 2023 by jcranmer-intel Loading…
[AMDGPU] Add an option to disable unsafe uses of atomic xor backend:AMDGPU clang:codegen IR generation bugs: mangling, exceptions, etc. clang:driver 'clang' and 'clang++' user-facing binaries. Not 'clang-cl' clang:frontend Language frontend issues, e.g. anything involving "Sema" clang Clang issues not falling into any other category
#69229 opened Oct 16, 2023 by pasaulais Loading…
Add Lowerings for GPU WMMA F16/F32 ops to ROCDL dialect backend:AMDGPU mlir:gpu mlir:llvm mlir
#69357 opened Oct 17, 2023 by navdeepkk-polymagelabs Loading…
[ValueTracking] Improve Includes value tracking, cost tables and constant folding llvm:transforms
isImpliedCondICmps to handle binops backend:AMDGPU llvm:analysis #69840 opened Oct 21, 2023 by dtcxzyw Loading…
Reapply inline spiller subranges backend:AMDGPU backend:X86 llvm:regalloc
#70194 opened Oct 25, 2023 by arsenm Loading…
[ValueTracking] Allow tracking values through Integral AddrSpaceCasts for improved alignments backend:AMDGPU backend:SPIR-V backend:WebAssembly llvm:analysis Includes value tracking, cost tables and constant folding llvm:ir llvm:support llvm:transforms
#70483 opened Oct 27, 2023 by jrbyrnes Loading…
[AMDGPU][SILoadStoreOptimizer] Try to find common base for L/Ss with 0 offset backend:AMDGPU
#71126 opened Nov 2, 2023 by jrbyrnes Loading…
[llvm] Improve implementation of StringRef::find_last_of and cie backend:AMDGPU backend:SPIR-V clang:driver 'clang' and 'clang++' user-facing binaries. Not 'clang-cl' clang Clang issues not falling into any other category llvm:adt llvm:support mlir:core MLIR Core Infrastructure mlir
#71865 opened Nov 9, 2023 by serge-sans-paille Loading…
[HIP] support 128 bit int division backend:AMDGPU clang:codegen IR generation bugs: mangling, exceptions, etc. clang:driver 'clang' and 'clang++' user-facing binaries. Not 'clang-cl' clang Clang issues not falling into any other category compiler-rt
#71978 opened Nov 10, 2023 by yxsamliu Loading…
[RISCV] Add macro fusions for Xiangshan backend:AArch64 backend:AMDGPU backend:ARM backend:RISC-V backend:X86 llvm:mc Machine (object) code
#72362 opened Nov 15, 2023 by wangpc-pp Loading…
[AMDGPU] Allocate i1 argument to SGPRs backend:AMDGPU llvm:globalisel
#72461 opened Nov 16, 2023 by jwanggit86 Loading…
[AMDGPU] Enable OpenCL hostcall printf (WIP) backend:AMDGPU clang:codegen IR generation bugs: mangling, exceptions, etc. clang:driver 'clang' and 'clang++' user-facing binaries. Not 'clang-cl' clang:frontend Language frontend issues, e.g. anything involving "Sema" clang Clang issues not falling into any other category llvm:transforms
#72556 opened Nov 16, 2023 by vikramRH Loading…
[AArch64][GlobalISel] Basic SVE and fadd backend:AArch64 backend:AMDGPU llvm:globalisel llvm:regalloc
#72976 opened Nov 21, 2023 by davemgreen Loading…
[mlir] Ptr dialect backend:AMDGPU flang:codegen flang:fir-hlfir flang:openmp flang Flang issues not falling into any other category mlir:core MLIR Core Infrastructure mlir:execution-engine mlir:gpu mlir:llvm mlir:memref mlir:ods mlir:openacc mlir:openmp mlir:sparse Sparse compiler in MLIR mlir:spirv mlir openacc
#73057 opened Nov 22, 2023 by fabianmcg Loading…
[AMDGPU] Introduce ordering parameter to atomic intrinsics and introduce new llvm.amdgcn.image.atomic.load intrinsic. backend:AMDGPU llvm:analysis Includes value tracking, cost tables and constant folding llvm:globalisel llvm:ir llvm:SelectionDAG SelectionDAGISel as well
#73613 opened Nov 28, 2023 by sstipano Loading…
Previous Next
ProTip! Mix and match filters to narrow down what you’re looking for.