- Notifications
You must be signed in to change notification settings - Fork 15.3k
Pull requests: llvm/llvm-project
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
CodeGen: Add missing subtarget to TargetLoweringBase constructor for ARC, CSKY and M68K backend:ARC backend:CSKY backend:m68k
#168811 by tclin914 was merged Nov 20, 2025 Loading…
Remove unused <vector> inclusion backend:AMDGPU backend:ARC backend:DirectX backend:Hexagon backend:NVPTX backend:Xtensa debuginfo llvm:adt llvm:binary-utilities llvm:codegen llvm:mc Machine (object) code llvm:support objectyaml platform:windows tools:llvm-exegesis tools:llvm-reduce
#166997 by serge-sans-paille was merged Nov 8, 2025 Loading…
CodeGen: Remove TRI arguments from stack load/store hooks backend:AArch64 backend:AMDGPU backend:ARC backend:ARM backend:CSKY backend:DirectX backend:Hexagon backend:Lanai backend:loongarch backend:MIPS backend:MSP430 backend:NVPTX backend:PowerPC backend:RISC-V backend:Sparc backend:SPIR-V backend:SystemZ backend:WebAssembly backend:X86 backend:Xtensa llvm:codegen llvm:globalisel llvm:regalloc llvm:SelectionDAG SelectionDAGISel as well tablegen
#158240 by arsenm was merged Nov 11, 2025 Loading…
CodeGen: Remove TRI argument from reMaterialize backend:AArch64 backend:AMDGPU backend:ARC backend:ARM backend:CSKY backend:DirectX backend:Hexagon backend:Lanai backend:loongarch backend:MIPS backend:MSP430 backend:NVPTX backend:PowerPC backend:RISC-V backend:Sparc backend:SPIR-V backend:SystemZ backend:WebAssembly backend:X86 backend:Xtensa llvm:codegen llvm:globalisel llvm:regalloc llvm:SelectionDAG SelectionDAGISel as well tablegen
#158229 by arsenm was merged Nov 11, 2025 Loading…
ARM: Remove TRI argument from AddDReg backend:AArch64 backend:AMDGPU backend:ARC backend:ARM backend:CSKY backend:DirectX backend:Hexagon backend:Lanai backend:loongarch backend:MIPS backend:MSP430 backend:NVPTX backend:PowerPC backend:RISC-V backend:Sparc backend:SPIR-V backend:SystemZ backend:WebAssembly backend:X86 backend:Xtensa llvm:codegen llvm:globalisel llvm:regalloc llvm:SelectionDAG SelectionDAGISel as well tablegen
#158228 by arsenm was merged Nov 10, 2025 Loading…
CodeGen: Remove TRI argument from getRegClass backend:AArch64 backend:AMDGPU backend:ARC backend:ARM backend:CSKY backend:DirectX backend:Hexagon backend:Lanai backend:loongarch backend:MIPS backend:MSP430 backend:NVPTX backend:PowerPC backend:RISC-V backend:Sparc backend:SPIR-V backend:SystemZ backend:WebAssembly backend:X86 backend:Xtensa llvm:codegen llvm:globalisel llvm:regalloc llvm:SelectionDAG SelectionDAGISel as well tablegen
#158225 by arsenm was merged Nov 10, 2025 Loading…
CodeGen: Keep reference to TargetRegisterInfo in TargetInstrInfo backend:AArch64 backend:AMDGPU backend:ARC backend:ARM backend:CSKY backend:DirectX backend:Hexagon backend:Lanai backend:loongarch backend:MIPS backend:MSP430 backend:NVPTX backend:PowerPC backend:RISC-V backend:Sparc backend:SPIR-V backend:SystemZ backend:WebAssembly backend:X86 backend:Xtensa llvm:codegen llvm:globalisel llvm:regalloc llvm:SelectionDAG SelectionDAGISel as well tablegen
#158224 by arsenm was merged Nov 10, 2025 Loading…
[llvm] Move data layout string computation to TargetParser backend:AArch64 backend:AMDGPU backend:ARC backend:ARM backend:CSKY backend:DirectX backend:Hexagon backend:Lanai backend:loongarch backend:m68k backend:MIPS backend:MSP430 backend:NVPTX backend:PowerPC backend:RISC-V backend:Sparc backend:SPIR-V backend:SystemZ backend:WebAssembly backend:X86 backend:Xtensa llvm:ir
#157612 by rnk was merged Sep 11, 2025 Loading…
CodeGen: Pass SubtargetInfo to TargetGenInstrInfo constructors backend:AArch64 backend:AMDGPU backend:ARC backend:ARM backend:CSKY backend:DirectX backend:Hexagon backend:Lanai backend:loongarch backend:m68k backend:MIPS backend:MSP430 backend:NVPTX backend:PowerPC backend:RISC-V backend:Sparc backend:SPIR-V backend:SystemZ backend:WebAssembly backend:X86 backend:Xtensa llvm:codegen tablegen
#157337 by arsenm was merged Sep 8, 2025 Loading…
[TableGen][Decoder] Remove special case of single sub-op dag backend:ARC backend:ARM backend:Lanai backend:PowerPC tablegen
#156175 by s-barannikov was merged Aug 31, 2025 Loading…
[NFC][MC][Decoder] Extract fixed pieces of decoder code into new header file backend:AArch64 backend:AMDGPU backend:ARC backend:ARM backend:CSKY backend:Hexagon backend:Lanai backend:loongarch backend:m68k backend:MIPS backend:MSP430 backend:PowerPC backend:RISC-V backend:Sparc backend:SystemZ backend:Xtensa llvm:mc Machine (object) code tablegen
#154802 by jurahul was merged Aug 21, 2025 Loading…
[Target] Remove SoftFail field on targets that don't use it (NFC) backend:AMDGPU backend:ARC backend:CSKY backend:Hexagon backend:Lanai backend:loongarch backend:MIPS backend:MSP430 backend:PowerPC backend:RISC-V backend:Sparc backend:SystemZ backend:Xtensa
#154659 by s-barannikov was merged Aug 21, 2025 Loading…
[CostModel] Mark all TTIImpls as final. NFC backend:AArch64 backend:ARC backend:ARM backend:DirectX backend:Hexagon backend:Lanai backend:NVPTX backend:PowerPC backend:RISC-V backend:SPIR-V backend:SystemZ backend:X86
#143404 by davemgreen was merged Jun 15, 2025 Loading…
[Basic] Remove unused includes (NFC) backend:AArch64 backend:AMDGPU backend:ARC backend:ARM backend:Hexagon backend:loongarch backend:m68k backend:Xtensa clang:frontend Language frontend issues, e.g. anything involving "Sema" clang:modules C++20 modules and Clang Header Modules clang Clang issues not falling into any other category
#142295 by kazutakahirata was merged Jun 1, 2025 Loading…
[ARC][CSKY][Lanai] TableGen-erate SDNode descriptions backend:ARC backend:CSKY backend:Lanai
#138874 by s-barannikov was merged May 8, 2025 Loading…
Ws lend backend:ARC llvm:SelectionDAG SelectionDAGISel as well llvm:support llvm:transforms
#136643 by GYXgo was closed Jun 27, 2025 Loading…
ProTip! no:milestone will show everything without a milestone.