Skip to main content

You are not logged in. Your edit will be placed in a queue until it is peer reviewed.

We welcome edits that make the post easier to understand and more valuable for readers. Because community members review edits, please try to make the post substantially better than how you found it, for example, by fixing grammar or adding additional resources and hyperlinks.

Required fields*

7
  • 1
    While not off per se off-topic here, I would expect a higher resonance on EE.SE. (Sorry, can't help, Haven't had the need to learn thisrecently :)) Commented May 31, 2020 at 13:10
  • Perhaps if you could expand a little on what you actually want from (or in) such a book, it would help us to recommend one. Commented Jun 3, 2020 at 12:54
  • Sure. I'm specifically looking for CPU design, but from a practical aspect of view. VHDL and Verilog is OK. One example that is missing from DEC is pipepiling. Now, I know how it works, but clearly laying an actual design as DEC does is something that I have yet to find. As I've said in another comment, there's James Sharman's Pipelined CPU YouTube series, which is a great example of a concrete design I would be expecting from such book. Commented Jun 3, 2020 at 13:07
  • I'm not aware of such a book, and I doubt it exists. Pipelining adds serious complexity to a processor design if you want to show all the details, making it unsuitable for a textbook format, let alone for an undergraduate text like Malvino or the ones I mentioned below. Malvino could at least have mentioned pipelining in passing, and didn't: The concept goes back to the IBM Stretch, and was well in use on larger machines at the time. The 6502 has an almost-pipeline, overlapping execute and fetch for certain instructions, and that's not mentioned either. Commented Jun 3, 2020 at 16:35
  • 1
    If it's pipelining you're interested in, you might also want to take a look at Appendix C of Hennessy and Patterson, Computer Architectures. That's some 80 pages on pipelining alone, including a very detailed look at the MIPS R4000 pipeline. Commented Jun 3, 2020 at 20:20