Skip to content

Commit 835fc71

Browse files
author
franco.polo
committed
Timer section done.-
1 parent 7fa39af commit 835fc71

File tree

148 files changed

+32098
-0
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

148 files changed

+32098
-0
lines changed

‎Cpp/62_gptm_basic/App/main.cpp‎

Lines changed: 40 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,40 @@
1+
#include "uart.h"
2+
#include "stdio.h"
3+
#include "systick.h"
4+
#include "tim2.h"
5+
6+
int main(void){
7+
int SysTickFlag;
8+
9+
10+
/*Init USART6*/
11+
uart6_init();
12+
/*Init SysTick*/
13+
systick_init_1sec();
14+
15+
/*TIMER2*/
16+
//Timer *const Timer2 = reinterpret_cast(0xE000E010U);
17+
//Timer *const Timer2 = reinterpret_cast(mcal::reg::tim2_base);
18+
//Timer *const Timer2 = reinterpret_cast<Timer*>(0xE000E010U);
19+
//Timer *const Timer2 = reinterpret_cast<Timer*>(mcal::reg::tim2_base);
20+
//Timer &Timer2 = *reinterpret_cast<>(0xE000E010U);
21+
//Timer &Timer2 = *reinterpret_cast<>(mcal::reg::tim2_base);
22+
//Timer &Timer2 = *reinterpret_cast<>(0xE000E010U);
23+
Timer &Timer2 = *reinterpret_cast<Timer*>(mcal::reg::tim2_base);
24+
25+
//// Enable
26+
//Timer2.Enable();
27+
//// Disable
28+
//Timer2.Disable();
29+
//// 1Hz
30+
//Timer2.Init_1Hz();
31+
tim2_init_1hz();
32+
33+
34+
35+
/*Superloop*/
36+
while(true){
37+
wait_for_timeout();
38+
printf("Timeout!!");
39+
}
40+
}

‎Cpp/62_gptm_basic/DebugConfig/STM32f407_STM32F407IGHx.dbgconf‎

Lines changed: 48 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,48 @@
1+
// File: STM32F405_415_407_417_427_437_429_439.dbgconf
2+
// Version: 1.0.0
3+
// Note: refer to STM32F405/415 STM32F407/417 STM32F427/437 STM32F429/439 reference manual (RM0090)
4+
// refer to STM32F40x STM32F41x datasheets
5+
// refer to STM32F42x STM32F43x datasheets
6+
7+
// <<< Use Configuration Wizard in Context Menu >>>
8+
9+
// <h> Debug MCU configuration register (DBGMCU_CR)
10+
// <o.2> DBG_STANDBY <i> Debug Standby Mode
11+
// <o.1> DBG_STOP <i> Debug Stop Mode
12+
// <o.0> DBG_SLEEP <i> Debug Sleep Mode
13+
// </h>
14+
DbgMCU_CR = 0x00000007;
15+
16+
// <h> Debug MCU APB1 freeze register (DBGMCU_APB1_FZ)
17+
// <i> Reserved bits must be kept at reset value
18+
// <o.26> DBG_CAN2_STOP <i> CAN2 stopped when core is halted
19+
// <o.25> DBG_CAN1_STOP <i> CAN2 stopped when core is halted
20+
// <o.23> DBG_I2C3_SMBUS_TIMEOUT <i> I2C3 SMBUS timeout mode stopped when core is halted
21+
// <o.22> DBG_I2C2_SMBUS_TIMEOUT <i> I2C2 SMBUS timeout mode stopped when core is halted
22+
// <o.21> DBG_I2C1_SMBUS_TIMEOUT <i> I2C1 SMBUS timeout mode stopped when core is halted
23+
// <o.12> DBG_IWDG_STOP <i> Independent watchdog stopped when core is halted
24+
// <o.11> DBG_WWDG_STOP <i> Window watchdog stopped when core is halted
25+
// <o.10> DBG_RTC_STOP <i> RTC stopped when core is halted
26+
// <o.8> DBG_TIM14_STOP <i> TIM14 counter stopped when core is halted
27+
// <o.7> DBG_TIM13_STOP <i> TIM13 counter stopped when core is halted
28+
// <o.6> DBG_TIM12_STOP <i> TIM12 counter stopped when core is halted
29+
// <o.5> DBG_TIM7_STOP <i> TIM7 counter stopped when core is halted
30+
// <o.4> DBG_TIM6_STOP <i> TIM6 counter stopped when core is halted
31+
// <o.3> DBG_TIM5_STOP <i> TIM5 counter stopped when core is halted
32+
// <o.2> DBG_TIM4_STOP <i> TIM4 counter stopped when core is halted
33+
// <o.1> DBG_TIM3_STOP <i> TIM3 counter stopped when core is halted
34+
// <o.0> DBG_TIM2_STOP <i> TIM2 counter stopped when core is halted
35+
// </h>
36+
DbgMCU_APB1_Fz = 0x00000000;
37+
38+
// <h> Debug MCU APB2 freeze register (DBGMCU_APB2_FZ)
39+
// <i> Reserved bits must be kept at reset value
40+
// <o.18> DBG_TIM11_STOP <i> TIM11 counter stopped when core is halted
41+
// <o.17> DBG_TIM10_STOP <i> TIM10 counter stopped when core is halted
42+
// <o.16> DBG_TIM9_STOP <i> TIM9 counter stopped when core is halted
43+
// <o.1> DBG_TIM8_STOP <i> TIM8 counter stopped when core is halted
44+
// <o.0> DBG_TIM1_STOP <i> TIM1 counter stopped when core is halted
45+
// </h>
46+
DbgMCU_APB2_Fz = 0x00000000;
47+
48+
// <<< end of configuration section >>>

‎Cpp/62_gptm_basic/DebugConfig/Target_1_STM32F407IGHx.dbgconf‎

Lines changed: 48 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,48 @@
1+
// File: STM32F405_415_407_417_427_437_429_439.dbgconf
2+
// Version: 1.0.0
3+
// Note: refer to STM32F405/415 STM32F407/417 STM32F427/437 STM32F429/439 reference manual (RM0090)
4+
// refer to STM32F40x STM32F41x datasheets
5+
// refer to STM32F42x STM32F43x datasheets
6+
7+
// <<< Use Configuration Wizard in Context Menu >>>
8+
9+
// <h> Debug MCU configuration register (DBGMCU_CR)
10+
// <o.2> DBG_STANDBY <i> Debug Standby Mode
11+
// <o.1> DBG_STOP <i> Debug Stop Mode
12+
// <o.0> DBG_SLEEP <i> Debug Sleep Mode
13+
// </h>
14+
DbgMCU_CR = 0x00000007;
15+
16+
// <h> Debug MCU APB1 freeze register (DBGMCU_APB1_FZ)
17+
// <i> Reserved bits must be kept at reset value
18+
// <o.26> DBG_CAN2_STOP <i> CAN2 stopped when core is halted
19+
// <o.25> DBG_CAN1_STOP <i> CAN2 stopped when core is halted
20+
// <o.23> DBG_I2C3_SMBUS_TIMEOUT <i> I2C3 SMBUS timeout mode stopped when core is halted
21+
// <o.22> DBG_I2C2_SMBUS_TIMEOUT <i> I2C2 SMBUS timeout mode stopped when core is halted
22+
// <o.21> DBG_I2C1_SMBUS_TIMEOUT <i> I2C1 SMBUS timeout mode stopped when core is halted
23+
// <o.12> DBG_IWDG_STOP <i> Independent watchdog stopped when core is halted
24+
// <o.11> DBG_WWDG_STOP <i> Window watchdog stopped when core is halted
25+
// <o.10> DBG_RTC_STOP <i> RTC stopped when core is halted
26+
// <o.8> DBG_TIM14_STOP <i> TIM14 counter stopped when core is halted
27+
// <o.7> DBG_TIM13_STOP <i> TIM13 counter stopped when core is halted
28+
// <o.6> DBG_TIM12_STOP <i> TIM12 counter stopped when core is halted
29+
// <o.5> DBG_TIM7_STOP <i> TIM7 counter stopped when core is halted
30+
// <o.4> DBG_TIM6_STOP <i> TIM6 counter stopped when core is halted
31+
// <o.3> DBG_TIM5_STOP <i> TIM5 counter stopped when core is halted
32+
// <o.2> DBG_TIM4_STOP <i> TIM4 counter stopped when core is halted
33+
// <o.1> DBG_TIM3_STOP <i> TIM3 counter stopped when core is halted
34+
// <o.0> DBG_TIM2_STOP <i> TIM2 counter stopped when core is halted
35+
// </h>
36+
DbgMCU_APB1_Fz = 0x00000000;
37+
38+
// <h> Debug MCU APB2 freeze register (DBGMCU_APB2_FZ)
39+
// <i> Reserved bits must be kept at reset value
40+
// <o.18> DBG_TIM11_STOP <i> TIM11 counter stopped when core is halted
41+
// <o.17> DBG_TIM10_STOP <i> TIM10 counter stopped when core is halted
42+
// <o.16> DBG_TIM9_STOP <i> TIM9 counter stopped when core is halted
43+
// <o.1> DBG_TIM8_STOP <i> TIM8 counter stopped when core is halted
44+
// <o.0> DBG_TIM1_STOP <i> TIM1 counter stopped when core is halted
45+
// </h>
46+
DbgMCU_APB2_Fz = 0x00000000;
47+
48+
// <<< end of configuration section >>>

0 commit comments

Comments
 (0)