Skip to content
View ArioKian's full-sized avatar

Block or report ArioKian

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
ArioKian/README.md
  • 👋 Hi, I’m @ArioKian
  • 👀 Interested in FPGA and Embedded System on Chip Designs based on Xilinx Zynq Soc Devices
  • 🌱 Side-Channel Analysis Researcher
  • 📫 How to reach me : akianazad@gmail.com

Popular repositories Loading

  1. Xilinx-Zynq7000-ZynqUltraScalePlus-PS-SdCard-Drivers Xilinx-Zynq7000-ZynqUltraScalePlus-PS-SdCard-Drivers Public

    Zynq-7000 and Zynq UltraScale+ PS side drivers for SdCard.

    C 3

  2. Xilinx-Zynq7000-PS-SLCR-Registers-Drivers Xilinx-Zynq7000-PS-SLCR-Registers-Drivers Public

    Zynq-7000 PS side drivers for SLCR Registers.

    C 1

  3. ArioKian ArioKian Public

    Config files for my GitHub profile.

  4. Correlation-Power-Analysis Correlation-Power-Analysis Public

    a Python Class including codes and methods to perform statistical correlation power analysis on AES-128 Encryption

    Python

  5. Xilinx-7-Series-FPGAs-Device-DNA Xilinx-7-Series-FPGAs-Device-DNA Public

    Two VHDL codes, including one for extracting the so called unique Device DNA of Xilinx 7-Series FPGA, and another for utilizing this extracted DNA in order to prevent the project to be cloned and p…

    VHDL

  6. Signal-To-Noise-Ratio Signal-To-Noise-Ratio Public

    a Python Class including codes and methods to perform signal to noise ratio analysis on AES-128 Encryption

    Python