Skip to content
View krakenlake's full-sized avatar

Block or report krakenlake

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. vmon vmon Public

    Tiny RISC-V machine code monitor written in RISC-V assembly.

    Assembly 57 4

  2. riscv-hello-uart riscv-hello-uart Public

    Minimal bare-metal RISC-V assembly code with UART output for execution in QEMU

    Assembly 6 9

  3. rvint rvint Public

    Forked from benmesander/rvint

    Subroutines which implement RISC-V multiplication, division, base conversion, square root, and other integer algorithms

    Assembly