Skip to content
View oVadim's full-sized avatar

Block or report oVadim

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. basics-graphics-music basics-graphics-music Public

    Forked from yuri-panchul/basics-graphics-music

    FPGA exercise for beginners

    Verilog 1 1

  2. systemverilog-homework systemverilog-homework Public

    Forked from yuri-panchul/systemverilog-homework

    SystemVerilog language-oriented exercises

    SystemVerilog

  3. synth_school_verif_tasks synth_school_verif_tasks Public

    Forked from serge0699/synth_school_verif_tasks

    Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем

    SystemVerilog

  4. tt10-verilog-template-for-verilog-meetup tt10-verilog-template-for-verilog-meetup Public template

    Forked from yuri-panchul/tt10-verilog-template-for-verilog-meetup

    Submission template for Tiny Tapeout 10 - Verilog HDL Projects. A variant for Verilog Meetup community.

    SystemVerilog

  5. bit-serial-processor bit-serial-processor Public

    A modular, distributed bit-serial processor core. Its independent modules perform mathematical operations directly on a serial bitstream using local clocks, synchronized by a Bit Clock (TX fall/RX …

    SystemVerilog 1

  6. tiny-tapeout tiny-tapeout Public

    SystemVerilog