- 👋 Hi, I’m Leon Woestenberg, a systems architect for software, SoC, FPGA, video, edge, embedded, IoT, datacenters.
- ✨ I'm designing with C, SystemVerilog, SpinalHDL, formal verification, Vivado, Quartus, RISC-V, etc.
- 👀 I’m interested in highest throughput, ultra low latency, lowest power, algorithms and protocols.
- 🌱 I’m currently learning Scala and SpinalHDL for a large FPGA chip design.
- 💞️ I’m collaborating in open-source projects that I use (OpenEmbedded, Yocto, Linux, ChibiOS, SpinalHDL, lwIP, ...)
- 📫 How to reach me, see www.sidebranch.com.
likewise Follow Popular repositories Loading
- BlackwireOverview
BlackwireOverview PublicForked from FPGA-House-AG/BlackwireOverview
Blackwire overview, status, roadmap and top-level documentation.
- SublimeLinter-contrib-xsvlog
SublimeLinter-contrib-xsvlog PublicThis linter plugin for SublimeLinter provides an interface to 'xvlog' (from Xilinx Vivado Simulator) for SystemVerilog linting.
- vivado-docker
vivado-docker PublicDockerfile to build a Docker image, which can run Vivado from a Docker container.
- zcu102-blinky-yocto
zcu102-blinky-yocto PublicLinux distribution for zcu102-blinky (PS/PL) hardware design, built using Yocto and meta-xilinx layer.
Shell 3
- meta-freescale
meta-freescale PublicForked from OSSystems/meta-fsl-arm
Yoctoproject BSP layer for Freescale iMX platforms
- oe-core
oe-core PublicForked from OSSystems/oe-core
The Core OE layer (mirror for work by likewise)
C 1
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.