I Have Few Doubts on AMBA Bus Architecture and its clocks
I am working on Propriety SOC with non-detailed docs , the SOC is based on ARM9 Architecture which has peripherals connected to it through AMBA2.0
Every Peripheral (lets say UART) needs a clock which is given after prescaling and postscaling through PLL and fed to the respective peripheral, so we are clear that we need a clock for a peripheral to work
As these Peripherals are connected over a APB Bus, each has a PCLK input which is connected to the core through the matrix
Now my doubt is how APB master(the arm core) is handling the PCLK while its been generated from separate block APB clock generator, is PCLK generated by slave in contrary ?? does the peripheral work with PCLK itself ???
if possible suggest me some references on AMBA in arm based SOC