is the following a legitimate way to create an xor gate?

simulate this circuit – Schematic created using CircuitLab
The AND with the two NOT inputs would be a NOR, but I'm seeing with just two gates -- AND + NOT -- if the below is a valid way to build an XOR gate or if I'm missing something. The above would eventually decompose into:
