4
\$\begingroup\$

I am about to write a TCP/IP stack in Verilog. I would have thought this was a relatively common thing, and that implementations would readily be available online.

The obvious Google search for a TCP/IP implementation in Verilog does not point to many solutions. Are there ready and tested TPC/IP implementations written in Verilog for FPGAs?

\$\endgroup\$
3
  • 1
    \$\begingroup\$ Could you use one written in vhdl? \$\endgroup\$ Commented Nov 28, 2012 at 18:16
  • \$\begingroup\$ @apalopohapa: Would prefer not! \$\endgroup\$ Commented Nov 28, 2012 at 18:16
  • 4
    \$\begingroup\$ While this is theoretically possible, it's probably not a great idea. TCP is much more a procedural and decision making task, than a primitive/fast/parallel one, so it is more suited to a sequential processor running a program, than it is to state machines and dedicated logic. You could throw in a processor core, but then you'd have to store the program. \$\endgroup\$ Commented Nov 28, 2012 at 20:22

1 Answer 1

Reset to default
4
\$\begingroup\$

They exist, but aren't likely to be free. Typically a processor handles TCP/IP. It may get a hardware assist from hardware, for example the checksum.

An example of a non-free one is from Hitech Global. It is available in Verilog or netlist. Comblock has one too, but in VHDL, not Verilog.

\$\endgroup\$
1
  • 3
    \$\begingroup\$ Accelize has one, intilope has one... Some good IP(s) will cost you around $30K. \$\endgroup\$ Commented Nov 28, 2012 at 18:41

Start asking to get answers

Find the answer to your question by asking.

Ask question

Explore related questions

See similar questions with these tags.