Skip to content
View Archfx's full-sized avatar
:octocat:
0xde5c1b13
:octocat:
0xde5c1b13

Highlights

  • Pro

Organizations

@ArchitectLab @ArchResearch

Block or report Archfx

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
archfx/README.md

Hello World! [1] 

I am a Hardware and Firmware Design and Verification Engineer. My interests lie at the thin intersection of Electronics Engineering and Computer Engineering. ✌️

GitHub Twitter Twitter ORCiD LinkedIn ResearchGate Google Scholar dblp Insta Blog Website

[1] 0x48 0x65 0x6C 0x6C 0x6F 0x20 0x57 0x6F 0x72 0x6C 0x64 0x21

Pinned Loading

  1. FPGA-stereo-Camera-Basys3 FPGA-stereo-Camera-Basys3 Public

    Integration of two camera 📷 modules to Basys 3 FPGA

    Verilog 44 8

  2. sweetRV sweetRV Public

    sweetRV 🧁 is a SoC with a minimal RISC-V processor with firmware for IceSugar-Nano FPGA

    C++ 7 1

  3. RTK-NTRIP-RTCM RTK-NTRIP-RTCM Public

    Contains program to Send RTCM3 📡 data to Hosted NTRIP server and fetch NTRIP data and display on another rover. Real time kinematic supported base and rover (Ublox-M8P) GPS units are required.

    Python 29 6

  4. duo-de duo-de Public

    Surface Duo Dual Experience ( 🍰 AOSP | Android 16 | DUO1 | DUO2 )

    Shell 272 7

  5. FPGA-DepthMap-Basys3 FPGA-DepthMap-Basys3 Public

    Realtime depth map 🏞️ generation using SSD algorithm on low end Basys 3 FPGA. Support 320x240 and 160x120 resolutions.

    VHDL 19 4

  6. ice40lib ice40lib Public

    Peripheral library 📚 for open source FPGAs based on iCE40. (Configured for ICESugar-Nano)

    Verilog 8 1