Skip to content
View PSR0001's full-sized avatar
🏠
Working from home
🏠
Working from home

Block or report PSR0001

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
PSR0001/README.md

Hi, I'm Partha Singha Roy!

πŸš€ About Me

Build Status Build Status Build Status

  • πŸ”­ I’m currently working on Chip Design.
  • 🌱 I’m currently learning VLSI.
  • πŸ’› I'm interested in PCB Design, Chip Design.
  • πŸ’¬ Ask me about Electronics, IoT and PCB design.
  • πŸ€” I’m looking for help with integrating AI on node-js backend.
  • πŸ“« How to reach me: parthasingharoy166@gmail.com

πŸ”— Links

portfolio linkedin

Build Status Build Status Build Status Build Status Build Status

Pinned Loading

  1. eSim_hackathon eSim_hackathon Public

    Mixed Signal Circuit Design and Simulation Marathon under very Good category Article: https://www.linkedin.com/pulse/mixed-signal-simulation-marathon-using-esim-sky130-kannan-moudgalya/?trackingId=…

    Verilog 5 2

  2. msvsdspwm msvsdspwm Public

    VSD-Mixed-Signal-PD-Research

    Jupyter Notebook 1 4

  3. DSP-in-ESP32 DSP-in-ESP32 Public

    WebSocket Based Real Time DSP

    C

  4. Path_coverage_ros Path_coverage_ros Public

    Forked from SunirbanRanjit/Path_coverage_ros

    Area coverage multi bot environment in ros

    Python

  5. eSim eSim Public

    Forked from FOSSEE/eSim

    This repository contain source code for new flow of FreeEDA now know as eSim

    Python

  6. bare-minimal-linux-system bare-minimal-linux-system Public

    Bare Minimum Linux System with QEMU emulator

    4