Skip to content
View adibis's full-sized avatar

Block or report adibis

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. DDR2_Controller DDR2_Controller Public

    DDR2 memory controller written in Verilog

    Verilog 78 33

  2. nvim nvim Public

    NeoVim configuration files

    Lua 33 15

  3. Interrupt_Controller Interrupt_Controller Public

    An 8 input interrupt controller written in Verilog.

    Verilog 27 9

  4. uvmBasics uvmBasics Public

    Basics of UVM via an APB slave

    SystemVerilog 10 4

  5. alu_tb alu_tb Public

    Basic ALU testbench written in UVM for experiments

    SystemVerilog 9 4

  6. .vim .vim Public

    Vim configuration directory

    Vim Script 1