Skip to content
View mbaykenar's full-sized avatar

Block or report mbaykenar

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. apis_anatolia apis_anatolia Public

    "Mehmet Burak Aykenar" YouTube kanalında yayınlanan VHDL ve FPGA dersleri ile ilgili kodları içermektedir.

    VHDL 109 42

  2. digital-logic-design digital-logic-design Public

    This course is given in TOBB ETU for Fall 2022-2023 semester as a second grade lecture. You can find lecture notes and Verilog codes related to the course

    Verilog 52 10

  3. computer-architecture computer-architecture Public

    This course is given in ERCIYES UNIVERSITY for Spring 2022-2023 semester as a fourth grade lecture. You can find lecture notes, RISC-V assembly codes and Verilog codes related to the course

    Verilog 18 5

  4. mpw7_yonga_soc mpw7_yonga_soc Public

    Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C

    Verilog 19 2

  5. zynq-soc-hw-sw-design zynq-soc-hw-sw-design Public

    zynq-soc-hw-sw-design

    Tcl 9 3

  6. openlane-designs openlane-designs Public

    This repository contains openlane configuration and source files for tutorials that I created

    Verilog 13