The Design and Implementation of a Pulse Compression Filter on an FPGA.
fpga matlab fir hilbert-transform matched-filter pulse-compression-filter alpha-max-plus-beta-min complex-fir non-resoting-sqare-root
- Updated
Aug 7, 2021 - Verilog
The Design and Implementation of a Pulse Compression Filter on an FPGA.
Compute the hypotenuse using the alpha max plus beta min algorithm.
Add a description, image, and links to the alpha-max-plus-beta-min topic page so that developers can more easily learn about it.
To associate your repository with the alpha-max-plus-beta-min topic, visit your repo's landing page and select "manage topics."