Dual-Mode PSK Transceiver on SDR With FPGA
synchronization fpga zynq amd verilog xilinx sdr vivado transceiver software-defined-radio psk demodulation modulation qpsk bpsk zynq-7000 costas-loop zynq-7020 gardner
- Updated
Oct 9, 2024 - Verilog
#
gardner
Here are 3 public repositories matching this topic...
An str circuit for timing synchronisation.
- Updated
Jul 8, 2025 - Verilog
Improve this page
Add a description, image, and links to the gardner topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the gardner topic, visit your repo's landing page and select "manage topics."