Skip to content
View Ahmed-Nezar's full-sized avatar
48 followers · 42 following

Achievements

Achievement: Pull Sharkx2Achievement: YOLOAchievement: Quickdraw

Achievements

Achievement: Pull Sharkx2Achievement: YOLOAchievement: Quickdraw

Highlights

  • Pro

Organizations

@asurt-fsai

Block or report Ahmed-Nezar

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Ahmed-Nezar/README.md

Hi 👋, I'm Ahmed Nezar

A passionate ML & Software Engineer

  • 🌱 Has Experience in Machine Learning, Deep Learning, Generative AI and Software Engineering.

  • 👨‍💻 My Portfolio & CV here.

  • 💬 Utilized the use of frameworks like Scikit Learn, PyTorch, TensorFlow, Selenuim, Django, Flask, and JUnit.

  • 📫 How to reach me ahmednezarrr@gmail.com

Pinned Loading

  1. Image-Generation-Using-GANs Image-Generation-Using-GANs Public

    The goal of this project is to test different GANs architectures (CWGANs, CDCGANs, CGANs) for colored & gray dataset also doing comparative study on all models & evaluating how it performs

    Jupyter Notebook 4

  2. Concrete-Cracks-Classifier Concrete-Cracks-Classifier Public

    Crack detection has vital importance for structural health monitoring and inspection. We would like to train a network to detect Cracks using different architectures

    Jupyter Notebook 2

  3. Mario-Game-Reinforcement-Learning Mario-Game-Reinforcement-Learning Public

    This project is a reinforcement learning project that uses the PPO algorithm to train an agent to play the game Super Mario Bros. The game is played using the gym-super-mario-bros environment. The …

    Jupyter Notebook 4

  4. ATM_Verilog_Project ATM_Verilog_Project Public

    This project is a Verilog implementation of an ATM system. It is a basic representation of an ATM system and may require further enhancements for real-world usage.

    JavaScript 1 4

  5. VeriGuard-Verilog_Lint_Project VeriGuard-Verilog_Lint_Project Public

    The project is a Verilog Design Checker, the checker will take Verilog (DUT) no Test Bench, and statically points to List of Violations as uninitialized registers, arithmetic overflow, etc...

    Python 1 2

  6. DHCP-Client-Server DHCP-Client-Server Public

    Dynamic Host Configuration Protocol (DHCP) Server Project This repository contains the implementation of a DHCP server following the guidelines of RFC 2131 and RFC 2132.

    Python 1