Popular repositories Loading

1. mmm_nlp_multi mmm_nlp_multi Public

   The design for description

   Verilog 2

2. chisel-tutorial-release chisel-tutorial-release Public

   AXIFabric chisel

   1

3. risc-v risc-v Public

   Verilog

4. e200_opensource e200_opensource Public

   Forked from SI-RISCV/e200_opensource

   The Ultra-Low Power RISC Core

   Verilog

5. CNN CNN Public

   C

6. flower_classification_vai_tf_numpy_array flower_classification_vai_tf_numpy_array Public

   Forked from gewuek/flower_classification_vai_tf_numpy_array

   The project is a simple example about how to use TensorFlow to train a ConNet model from labeled dataset and then use Vitis AI tools to deploy the model into Xilinx FPGA(ZCU102 board). To make it e…

   C++