Code generation tool for control and status registers
asic fpga vhdl eda rtl verilog csr systemverilog soc uvm ral axi amba apb register-descriptions wishbone-bus uvm-ral-model uvm-register-model wiki-documents
- Updated
Mar 14, 2026 - Ruby
Code generation tool for control and status registers
Add a description, image, and links to the wiki-documents topic page so that developers can more easily learn about it.
To associate your repository with the wiki-documents topic, visit your repo's landing page and select "manage topics."