I'm trying to create a 5 dimensional array in VHDL but I'm unsure how I set and initialize the bits.
Here is what i have so far:
type \1-line\ is array (4 - 1 downto 0) of unsigned (32 - 1 downto 0); type square is array (4 - 1 downto 0) of \1-line\; type cube is array (4 - 1 downto 0) of square; type hypercube is array (4 - 1 downto 0) of cube; type \5-cube\ is array (4 - 1 downto 0) of cube; signal mega_array : \5-cube\; begin process (clock, reset) begin if (reset == '1') then mega_array <= '0'; end if; end process; end behv;