Skip to main content

All Questions

Tagged with or
2 votes
1 answer
230 views

Let's say I have a 2 later circular PCB with some components on it. Nothing high speed. I want to have ground plane on it with proper stitching. In proposition A, there is a continuous ground plane on ...
Verda Clement's user avatar
1 vote
0 answers
38 views

Does anyone know best practices for routing these types of connectors? My problem is that this type of connector requires vias. Firstly, I can't place the vias far apart from the D+ and D- pins (they'...
Alexander Funda's user avatar
1 vote
1 answer
99 views

I am working on a high speed design. To reduce the cross talk between the signals I need to implement a 5W rule (which means that the spacing between the signal pairs must be a minimum of 5 times the ...
Muhammad Haris's user avatar
1 vote
0 answers
71 views

I have a Design with several subsheets. I'm having issues connecting i2c buses. Two sheets contain buses named IIC_SDA[1..25] and IIC_SCL[1..25]. When both of these sheets are placed inside the top ...
Dj Obsidian's user avatar
1 vote
1 answer
115 views

My question is regarding vias/routing. As you can see in the picture I want to have a via from the top to the bottom layer. The problem is that Altium always splits these, in fact through-hole via, ...
javagreenhorn's user avatar
1 vote
0 answers
72 views

I am working on a 4-layer PCB (1200 mil × 1000 mil) with TOP, GND, 3.3V midlayer, and Bottom. I encountered a situation where, if I pour the polygon all over the entire midlayer while removing dead ...
Terry's user avatar
  • 45
5 votes
3 answers
372 views

I’m working on a PCB design for an audio compressor. I don’t have much prior experience with PCB layout, so I’d really appreciate any advice or feedback you might have. I’ve attached the layout of my ...
Manuel Santiago Sepulveda Cruz's user avatar
1 vote
0 answers
82 views

I’m working on a DDR4 PCB layout and want to confirm the allowed rules for bit swapping, byte lane swapping, and nibble swapping, especially when ECC or CRC is enabled. From what I understand so far: ...
Sahasra Vaiishnavi's user avatar
1 vote
1 answer
97 views

H-Gate Driver in use: [https://lcsc.com/product-detail/Gate-Drivers_Infineon-IR2101STRPBF_C2956.html] The general issue is connecting components in general on a PCB and if specific tracing is needed ...
zj1994's user avatar
  • 19
2 votes
2 answers
107 views

I am routing the KSZ8794CNX (https://www.mouser.com/datasheet/2/268/KSZ8794CNX_Data_Sheet_DS00002134-3444409.pdf) in a two layer PCB, and I might need to route its 3.3V and 1.2V through the "pre-...
VinDR's user avatar
  • 69
6 votes
3 answers
917 views

I'm implementing a high power converter on a PCB (8A/300W) and I'm unsure which power plane design is better. In this example, I'm unable to move the terminals or any components. Let's use this PCB ...
Vinson Cai's user avatar
0 votes
1 answer
79 views

I am designing a standard 240 pin DDR3 UDIMM PC ram stick for learning purposes. I did quite a lot of research on the DDR3 architecture and PCB layout, but there are still some questions that I can ...
Vilius Žalėnas's user avatar
1 vote
1 answer
174 views

I recently completed fly-by routing for 2 x DDR3 and a Zynq 7000 chip by studying their app notes or general notes on how to do fly-by routing. Now that I finished the routing then I started having ...
James's user avatar
  • 359
3 votes
1 answer
133 views

I am having some trouble with routing the connections to a BMP390 barometer. In order to make more space for the SPI CLK line, I was wondering if it would be OK to route through the decoupling ...
Ryderr's user avatar
  • 315
0 votes
3 answers
113 views

In PCB design, 90-degree angles in trace routing are generally discouraged due to potential issues with signal integrity, impedance discontinuities, and fabrication defects. However, I am wondering if ...
msch's user avatar
  • 305

15 30 50 per page
1
2 3 4 5
26